"Architecture and Design Flow for a Highly Efficient Structured ASIC."

S. Man Ho Ho et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2012.2190478

access: closed

type: Journal Article

metadata version: 2022-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HoACYCLP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HoACYCLP13
S. Man Ho Ho, Yanqing Ai, Thomas Chun-Pong Chau, Steve C. L. Yuen, Oliver Chiu-sing Choy, Philip Heng Wai Leong, Kong-Pang Pun:
Architecture and Design Flow for a Highly Efficient Structured ASIC. IEEE Trans. Very Large Scale Integr. Syst. 21(3): 424-433 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.