"High performance low power array multiplier using temporal tiling."

Shivaling S. Mahant-Shetti, Poras T. Balsara, Carl Lemonds (1999)

> Home

Details and statistics

DOI: 10.1109/92.748208

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/Mahant-ShettiBL99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/Mahant-ShettiBL99
Shivaling S. Mahant-Shetti, Poras T. Balsara, Carl Lemonds:
High performance low power array multiplier using temporal tiling. IEEE Trans. Very Large Scale Integr. Syst. 7(1): 121-124 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.