"Parameterized All-Digital PLL Architecture and its Compiler to Support ..."

Chao-Wen Tzeng, Shi-Yu Huang, Pei-Ying Chao (2014)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2013.2248070

access: closed

type: Journal Article

metadata version: 2023-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/TzengHC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/TzengHC14
Chao-Wen Tzeng, Shi-Yu Huang, Pei-Ying Chao:
Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration. IEEE Trans. Very Large Scale Integr. Syst. 22(3): 621-630 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.