"A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration."

Aamir Zia et al. (2010)

Details and statistics

DOI: 10.1109/TVLSI.2009.2017750

access: closed

type: Journal Article

metadata version: 2024-02-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics