"Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under ..."

Yoni Aizik, Avinoam Kolodny (2011)

> Home

Details and statistics

DOI: 10.1155/2011/845957

access: open

type: Journal Article

metadata version: 2018-11-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/AizikK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/AizikK11
Yoni Aizik, Avinoam Kolodny:
Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints. VLSI Design 2011: 845957:1-845957:13 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.