"Placement and Routing for Performance-Oriented FPGA Layout."

Michael J. Alexander et al. (1998)

> Home

Details and statistics

DOI: 10.1155/1998/38483

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/AlexanderCGR98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/AlexanderCGR98
Michael J. Alexander, James P. Cohoon, Joseph L. Ganley, Gabriel Robins:
Placement and Routing for Performance-Oriented FPGA Layout. VLSI Design 7(1): 97-110 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.