"Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power ..."

Subhra Dhar, Manisha Pattanaik, Poolla Rajaram (2011)

> Home

Details and statistics

DOI: 10.1155/2011/178516

access: open

type: Journal Article

metadata version: 2018-11-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/DharPR11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/DharPR11
Subhra Dhar, Manisha Pattanaik, Poolla Rajaram:
Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications. VLSI Design 2011: 178516:1-178516:19 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.