"A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable ..."

Sungho Kang, Youngmin Hur, Stephen A. Szygenda (1996)

> Home

Details and statistics

DOI: 10.1155/1996/60318

access: open

type: Journal Article

metadata version: 2024-07-15

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/KangHS96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/KangHS96
Sungho Kang, Youngmin Hur, Stephen A. Szygenda:
A Hardware Accelerator for Fault Simulation Utilizing a Reconfigurable Array Architecture. VLSI Design 4(2): 119-133 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.