"Design of Smart Power-Saving Architecture for Network on Chip."

Trong-Yen Lee, Chi-Han Huang (2014)

> Home

Details and statistics

DOI: 10.1155/2014/531653

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/LeeH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/LeeH14
Trong-Yen Lee, Chi-Han Huang:
Design of Smart Power-Saving Architecture for Network on Chip. VLSI Design 2014: 531653:1-531653:10 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.