"Memory Power Reduction for High-Speed Implementation of Turbo Codes."

Bruno Bougard et al. (2003)

> Home

Details and statistics

DOI: 10.1023/A:1022132031284

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/BougardPMGDC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/BougardPMGDC03
Bruno Bougard, Liesbet Van der Perre, F. Maessen, Alexandre Giulietti, Veerle Derudder, Francky Catthoor:
Memory Power Reduction for High-Speed Implementation of Turbo Codes. J. VLSI Signal Process. 33(3): 307-316 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.