"Low-Power FPGA-Implementation of atan(Y/X) Using ..."

Roberto Gutiérrez, Javier Valls (2009)

> Home

Details and statistics

DOI: 10.1007/S11265-008-0253-Z

access: closed

type: Journal Article

metadata version: 2024-06-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/GutierrezV09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/GutierrezV09
Roberto Gutiérrez, Javier Valls:
Low-Power FPGA-Implementation of atan(Y/X) Using Look-Up Table Methods for Communication Applications. J. Signal Process. Syst. 56(1): 25-33 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.