"An Accelerator for Resolution Proof Checking based on FPGA and Hybrid ..."

Tim Hansmeier et al. (2019)

> Home

Details and statistics

DOI: 10.1007/S11265-018-1435-Y

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/HansmeierPPA19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/HansmeierPPA19
Tim Hansmeier, Marco Platzner, Md Jubaer Hossain Pantho, David Andrews:
An Accelerator for Resolution Proof Checking based on FPGA and Hybrid Memory Cube Technology. J. Signal Process. Syst. 91(11-12): 1259-1272 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.