"Efficient Hardware Implementation Architectures for Long Integer Modular ..."

Zheang Huai, Jingbo Zhou, Xinmiao Zhang (2022)

> Home

Details and statistics

DOI: 10.1007/S11265-022-01794-Z

access: closed

type: Journal Article

metadata version: 2024-11-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/HuaiZZ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/HuaiZZ22
Zheang Huai, Jingbo Zhou, Xinmiao Zhang:
Efficient Hardware Implementation Architectures for Long Integer Modular Multiplication over General Solinas Prime. J. Signal Process. Syst. 94(10): 1067-1082 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.