"An FPGA-based Integrated MapReduce Accelerator Platform."

Christoforos Kachris et al. (2017)

> Home

Details and statistics

DOI: 10.1007/S11265-016-1108-7

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/KachrisDSS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/KachrisDSS17
Christoforos Kachris, Dionysios Diamantopoulos, Georgios Ch. Sirakoulis, Dimitrios Soudris:
An FPGA-based Integrated MapReduce Accelerator Platform. J. Signal Process. Syst. 87(3): 357-369 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.