"Design of High Performance 8 bit Multiplier using Vedic Multiplication ..."

D. Kayal et al. (2014)

> Home

Details and statistics

DOI: 10.1007/S11265-013-0818-3

access: closed

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/KayalMDS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/KayalMDS14
D. Kayal, Posiba Mostafa, Anup Dandapat, Chandan Kumar Sarkar:
Design of High Performance 8 bit Multiplier using Vedic Multiplication Algorithm with McCMOS Technique. J. Signal Process. Syst. 76(1): 1-9 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.