"A 16-Bit by 16-Bit MAC Design Using Fast 5: 3 Compressor Cells."

Ohsang Kwon, Kevin J. Nowka, Earl E. Swartzlander Jr. (2002)

> Home

Details and statistics

DOI: 10.1023/A:1015333103608

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/KwonNS02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/KwonNS02
Ohsang Kwon, Kevin J. Nowka, Earl E. Swartzlander Jr.:
A 16-Bit by 16-Bit MAC Design Using Fast 5: 3 Compressor Cells. J. VLSI Signal Process. 31(2): 77-89 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.