"FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise ..."

Masayuki Shimoda, Youki Sada, Hiroki Nakahara (2021)

> Home

Details and statistics

DOI: 10.1007/S11265-021-01642-6

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ShimodaSN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ShimodaSN21
Masayuki Shimoda, Youki Sada, Hiroki Nakahara:
FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise Weight-Balanced Sparse Fully Convolutional Networks with Overlapped Tiling. J. Signal Process. Syst. 93(5): 499-512 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.