"Energy Efficient All-Digital Phase Locked Loop Architecture Design on High ..."

T. M. Sathish Kumar, P. S. Periasamy (2018)

> Home

Details and statistics

DOI: 10.1007/S11277-018-5371-8

access: closed

type: Journal Article

metadata version: 2020-08-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/KumarP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/KumarP18
T. M. Sathish Kumar, P. S. Periasamy:
Energy Efficient All-Digital Phase Locked Loop Architecture Design on High Resolution Fast Clocking Time to Digital Converter (TDC) Using Model Prescient Control (MPC) Technique. Wirel. Pers. Commun. 102(4): 3343-3359 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.