"Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture."

R. Udaiyakumar et al. (2018)

> Home

Details and statistics

DOI: 10.1007/S11277-018-5385-2

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/UdaiyakumarJSVM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/UdaiyakumarJSVM18
R. Udaiyakumar, Senoj Joseph, T. V. P. Sundararajan, Dhasarathan Vigneswaran, R. Maheswar, Iraj S. Amiri:
Self Clock-Gating Scheme for Low Power Basic Logic Element Architecture. Wirel. Pers. Commun. 102(4): 3477-3488 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.