"Computer Architecture Techniques for Power-Efficiency"

Stefanos Kaxiras, Margaret Martonosi (2008)

> Home

Details and statistics

DOI: 10.2200/S00119ED1V01Y200805CAC004

access: closed

type: Book or Thesis

metadata version: 2023-10-19

- view
  authority control:
- export record
  dblp key:
  - series/synthesis/2008Kaxiras
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/synthesis/2008Kaxiras
Stefanos Kaxiras, Margaret Martonosi:
Computer Architecture Techniques for Power-Efficiency. Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers 2008, ISBN 978-3-031-00593-0

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.