callback( { "result":{ "query":":facetid:toc:\"db/conf/fmcad/fmcad1998.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"66.21" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"35", "@dc":"35", "@oc":"35", "@id":"43395112", "text":":facetid:toc:db/conf/fmcad/fmcad1998.bht" } }, "hits":{ "@total":"35", "@computed":"35", "@sent":"30", "@first":"0", "hit":[{ "@score":"1", "@id":"6592905", "info":{"authors":{"author":[{"@pid":"05/2504","text":"Sergey Berezin"},{"@pid":"b/ArminBiere","text":"Armin Biere"},{"@pid":"c/EdmundMClarke","text":"Edmund M. Clarke"},{"@pid":"70/2232","text":"Yunshan Zhu"}]},"title":"Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification.","venue":"FMCAD","pages":"369-386","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/BerezinBCZ98","doi":"10.1007/3-540-49519-3_24","ee":"https://doi.org/10.1007/3-540-49519-3_24","url":"https://dblp.org/rec/conf/fmcad/BerezinBCZ98"}, "url":"URL#6592905" }, { "@score":"1", "@id":"6592906", "info":{"authors":{"author":[{"@pid":"63/946","text":"Annette Bunker"},{"@pid":"90/1695","text":"Trent N. Larson"},{"@pid":"09/4570","text":"Michael D. Jones"},{"@pid":"03/603","text":"Phillip J. Windley"}]},"title":"Alexandria: A Tool for Hierarchical Verification.","venue":"FMCAD","pages":"515-522","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/BunkerLJW98","doi":"10.1007/3-540-49519-3_34","ee":"https://doi.org/10.1007/3-540-49519-3_34","url":"https://dblp.org/rec/conf/fmcad/BunkerLJW98"}, "url":"URL#6592906" }, { "@score":"1", "@id":"6592907", "info":{"authors":{"author":[{"@pid":"69/1013","text":"Shiu-Kai Chin"},{"@pid":"36/6341","text":"Jang Dae Kim"}]},"title":"An Instruction Set Process Calculus.","venue":"FMCAD","pages":"451-468","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/ChinK98","doi":"10.1007/3-540-49519-3_29","ee":"https://doi.org/10.1007/3-540-49519-3_29","url":"https://dblp.org/rec/conf/fmcad/ChinK98"}, "url":"URL#6592907" }, { "@score":"1", "@id":"6592908", "info":{"authors":{"author":[{"@pid":"25/1547","text":"David Déharbe"},{"@pid":"27/4021","text":"Subash Shankar"},{"@pid":"c/EdmundMClarke","text":"Edmund M. Clarke"}]},"title":"Model Checking VHDL with CV.","venue":"FMCAD","pages":"508-514","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/DeharbeSC98","doi":"10.1007/3-540-49519-3_33","ee":"https://doi.org/10.1007/3-540-49519-3_33","url":"https://dblp.org/rec/conf/fmcad/DeharbeSC98"}, "url":"URL#6592908" }, { "@score":"1", "@id":"6592909", "info":{"authors":{"author":{"@pid":"74/3309","text":"Ásgeir Th. Eiríksson"}},"title":"The Formal Design of 1M-gate ASICs.","venue":"FMCAD","pages":"49-63","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Eiriksson98","doi":"10.1007/3-540-49519-3_5","ee":"https://doi.org/10.1007/3-540-49519-3_5","url":"https://dblp.org/rec/conf/fmcad/Eiriksson98"}, "url":"URL#6592909" }, { "@score":"1", "@id":"6592910", "info":{"authors":{"author":[{"@pid":"04/4803","text":"Kathi Fisler"},{"@pid":"v/MosheYVardi","text":"Moshe Y. Vardi"}]},"title":"Bisimulation Minimization in an Automata-Theoretic Verification Framework.","venue":"FMCAD","pages":"115-132","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/FislerV98","doi":"10.1007/3-540-49519-3_9","ee":"https://doi.org/10.1007/3-540-49519-3_9","url":"https://dblp.org/rec/conf/fmcad/FislerV98"}, "url":"URL#6592910" }, { "@score":"1", "@id":"6592911", "info":{"authors":{"author":{"@pid":"03/3829","text":"David A. Greve"}},"title":"Symbolic Simulation of the JEM1 Microprocessor.","venue":"FMCAD","pages":"321-333","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Greve98","doi":"10.1007/3-540-49519-3_21","ee":"https://doi.org/10.1007/3-540-49519-3_21","url":"https://dblp.org/rec/conf/fmcad/Greve98"}, "url":"URL#6592911" }, { "@score":"1", "@id":"6592912", "info":{"authors":{"author":{"@pid":"h/KeithHanna","text":"F. Keith Hanna"}},"title":"Automatic Verification of Mixed-Level Logic Circuits.","venue":"FMCAD","pages":"133-166","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Hanna98","doi":"10.1007/3-540-49519-3_10","ee":"https://doi.org/10.1007/3-540-49519-3_10","url":"https://dblp.org/rec/conf/fmcad/Hanna98"}, "url":"URL#6592912" }, { "@score":"1", "@id":"6592913", "info":{"authors":{"author":[{"@pid":"73/6609","text":"Justin E. Harlow III"},{"@pid":"53/1366","text":"Franc Brglez"}]},"title":"Design of Experiments for Evaluation of BDD Packages Using Controlled Circuit Mutations.","venue":"FMCAD","pages":"64-81","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/HarlowB98","doi":"10.1007/3-540-49519-3_6","ee":"https://doi.org/10.1007/3-540-49519-3_6","url":"https://dblp.org/rec/conf/fmcad/HarlowB98"}, "url":"URL#6592913" }, { "@score":"1", "@id":"6592914", "info":{"authors":{"author":[{"@pid":"h/ThomasAHenzinger","text":"Thomas A. Henzinger"},{"@pid":"q/ShazQadeer","text":"Shaz Qadeer"},{"@pid":"r/SriramKRajamani","text":"Sriram K. Rajamani"},{"@pid":"88/1444","text":"Serdar Tasiran"}]},"title":"An Assume-Guarantee Rule for Checking Simulation.","venue":"FMCAD","pages":"421-432","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/HenzingerQRT98","doi":"10.1007/3-540-49519-3_27","ee":"https://doi.org/10.1007/3-540-49519-3_27","url":"https://dblp.org/rec/conf/fmcad/HenzingerQRT98"}, "url":"URL#6592914" }, { "@score":"1", "@id":"6592915", "info":{"authors":{"author":{"@pid":"47/2168","text":"C. Norris Ip"}},"title":"Generalized Reversible Rules.","venue":"FMCAD","pages":"403-420","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Ip98","doi":"10.1007/3-540-49519-3_26","ee":"https://doi.org/10.1007/3-540-49519-3_26","url":"https://dblp.org/rec/conf/fmcad/Ip98"}, "url":"URL#6592915" }, { "@score":"1", "@id":"6592916", "info":{"authors":{"author":[{"@pid":"80/787","text":"Fen Jin"},{"@pid":"13/887","text":"Henrik Hulgaard"},{"@pid":"44/634","text":"Eduard Cerny"}]},"title":"Maximum Time Separation of Events in Cyclic Systems with Linear and Latest Timing Constraints.","venue":"FMCAD","pages":"167-184","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/JinHC98","doi":"10.1007/3-540-49519-3_12","ee":"https://doi.org/10.1007/3-540-49519-3_12","url":"https://dblp.org/rec/conf/fmcad/JinHC98"}, "url":"URL#6592916" }, { "@score":"1", "@id":"6592917", "info":{"authors":{"author":[{"@pid":"49/2226","text":"Robert B. Jones"},{"@pid":"54/6413","text":"Jens U. Skakkebæk"},{"@pid":"d/DavidLDill","text":"David L. Dill"}]},"title":"Reducing Manual Abstraction in Formal Verification of Out-of-Order Execution.","venue":"FMCAD","pages":"2-17","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/JonesSD98","doi":"10.1007/3-540-49519-3_2","ee":"https://doi.org/10.1007/3-540-49519-3_2","url":"https://dblp.org/rec/conf/fmcad/JonesSD98"}, "url":"URL#6592917" }, { "@score":"1", "@id":"6592918", "info":{"authors":{"author":[{"@pid":"77/5273","text":"Gila Kamhi"},{"@pid":"25/1812","text":"Limor Fix"},{"@pid":"70/231","text":"Ziv Binyamini"}]},"title":"Symbolic Model Checking Visualization.","venue":"FMCAD","pages":"290-303","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/KamhiFB98","doi":"10.1007/3-540-49519-3_19","ee":"https://doi.org/10.1007/3-540-49519-3_19","url":"https://dblp.org/rec/conf/fmcad/KamhiFB98"}, "url":"URL#6592918" }, { "@score":"1", "@id":"6592919", "info":{"authors":{"author":[{"@pid":"82/3557","text":"James H. Kukula"},{"@pid":"36/2850","text":"Thomas R. Shiple"},{"@pid":"53/5368","text":"Adnan Aziz"}]},"title":"Techniques for Implicit State Enumeration of EFSMs.","venue":"FMCAD","pages":"469-482","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/KukulaSA98","doi":"10.1007/3-540-49519-3_30","ee":"https://doi.org/10.1007/3-540-49519-3_30","url":"https://dblp.org/rec/conf/fmcad/KukulaSA98"}, "url":"URL#6592919" }, { "@score":"1", "@id":"6592920", "info":{"authors":{"author":[{"@pid":"07/507","text":"Thomas Lock"},{"@pid":"90/6305","text":"Michael Mendler"},{"@pid":"18/102","text":"Matthias Mutz"}]},"title":"Combined Formal Post- and Presynthesis Verification in High Level Synthesis.","venue":"FMCAD","pages":"222-236","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/LockMM98","doi":"10.1007/3-540-49519-3_16","ee":"https://doi.org/10.1007/3-540-49519-3_16","url":"https://dblp.org/rec/conf/fmcad/LockMM98"}, "url":"URL#6592920" }, { "@score":"1", "@id":"6592921", "info":{"authors":{"author":[{"@pid":"83/2311","text":"Sela Mador-Haim"},{"@pid":"25/1812","text":"Limor Fix"}]},"title":"Input Elimination and Abstraction in Model Checking.","venue":"FMCAD","pages":"304-320","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Mador-HaimF98","doi":"10.1007/3-540-49519-3_20","ee":"https://doi.org/10.1007/3-540-49519-3_20","url":"https://dblp.org/rec/conf/fmcad/Mador-HaimF98"}, "url":"URL#6592921" }, { "@score":"1", "@id":"6592922", "info":{"authors":{"author":[{"@pid":"68/1366","text":"Nazanin Mansouri"},{"@pid":"81/2940","text":"Ranga Vemuri"}]},"title":"A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool.","venue":"FMCAD","pages":"204-221","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/MansouriV98","doi":"10.1007/3-540-49519-3_15","ee":"https://doi.org/10.1007/3-540-49519-3_15","url":"https://dblp.org/rec/conf/fmcad/MansouriV98"}, "url":"URL#6592922" }, { "@score":"1", "@id":"6592923", "info":{"authors":{"author":{"@pid":"m/KennethLMcMillan","text":"Kenneth L. McMillan"}},"title":"Minimalist Proof Assistants: Interactions of Technology and Methodology in Formal System Level Verification (abstract).","venue":"FMCAD","pages":"1","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/McMillan98","doi":"10.1007/3-540-49519-3_1","ee":"https://doi.org/10.1007/3-540-49519-3_1","url":"https://dblp.org/rec/conf/fmcad/McMillan98"}, "url":"URL#6592923" }, { "@score":"1", "@id":"6592924", "info":{"authors":{"author":[{"@pid":"54/2692","text":"Kim Milvang-Jensen"},{"@pid":"01/2712","text":"Alan J. Hu"}]},"title":"BDDNOW: A Parallel BDD Package.","venue":"FMCAD","pages":"501-507","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Milvang-JensenH98","doi":"10.1007/3-540-49519-3_32","ee":"https://doi.org/10.1007/3-540-49519-3_32","url":"https://dblp.org/rec/conf/fmcad/Milvang-JensenH98"}, "url":"URL#6592924" }, { "@score":"1", "@id":"6592925", "info":{"authors":{"author":[{"@pid":"m/AbdelillahMokkedem","text":"Abdelillah Mokkedem"},{"@pid":"84/5218","text":"Ravi Hosabettu"},{"@pid":"g/GGopalakrishnan","text":"Ganesh Gopalakrishnan"}]},"title":"Formalization and Proof of a Solution to the PCI 2.1 Bus Transaction Ordering Problem.","venue":"FMCAD","pages":"237-254","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/MokkedemHG98","doi":"10.1007/3-540-49519-3_17","ee":"https://doi.org/10.1007/3-540-49519-3_17","url":"https://dblp.org/rec/conf/fmcad/MokkedemHG98"}, "url":"URL#6592925" }, { "@score":"1", "@id":"6592926", "info":{"authors":{"author":[{"@pid":"m/MOliverMoller","text":"M. Oliver Möller"},{"@pid":"28/800","text":"Harald Rueß"}]},"title":"Solving Bit-Vector Equations.","venue":"FMCAD","pages":"36-48","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/MollerR98","doi":"10.1007/3-540-49519-3_4","ee":"https://doi.org/10.1007/3-540-49519-3_4","url":"https://dblp.org/rec/conf/fmcad/MollerR98"}, "url":"URL#6592926" }, { "@score":"1", "@id":"6592927", "info":{"authors":{"author":{"@pid":"m/JStrotherMoore","text":"J Strother Moore"}},"title":"Symbolic Simulation: An ACL2 Approach.","venue":"FMCAD","pages":"334-350","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Moore98","doi":"10.1007/3-540-49519-3_22","ee":"https://doi.org/10.1007/3-540-49519-3_22","url":"https://dblp.org/rec/conf/fmcad/Moore98"}, "url":"URL#6592927" }, { "@score":"1", "@id":"6592928", "info":{"authors":{"author":[{"@pid":"22/185","text":"Ratan Nalumasu"},{"@pid":"g/GGopalakrishnan","text":"Ganesh Gopalakrishnan"}]},"title":"PV: An Explicit Enumeration Model-Checker.","venue":"FMCAD","pages":"523-528","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/NalumasuG98","doi":"10.1007/3-540-49519-3_35","ee":"https://doi.org/10.1007/3-540-49519-3_35","url":"https://dblp.org/rec/conf/fmcad/NalumasuG98"}, "url":"URL#6592928" }, { "@score":"1", "@id":"6592929", "info":{"authors":{"author":[{"@pid":"31/3449","text":"Macha Nikolskaïa"},{"@pid":"r/AntoineRauzy","text":"Antoine Rauzy"},{"@pid":"s/DavidJamesSherman","text":"David James Sherman"}]},"title":"Almana: A BDD Minimization Tool Integrating Heuristic and Rewriting Methods.","venue":"FMCAD","pages":"100-114","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/NikolskaiaRS98","doi":"10.1007/3-540-49519-3_8","ee":"https://doi.org/10.1007/3-540-49519-3_8","url":"https://dblp.org/rec/conf/fmcad/NikolskaiaRS98"}, "url":"URL#6592929" }, { "@score":"1", "@id":"6592930", "info":{"authors":{"author":[{"@pid":"p/AmirPnueli","text":"Amir Pnueli"},{"@pid":"73/832","text":"Tamarah Arons"}]},"title":"Verification of Data-Insensitive CIrcuits: An In-Order-Retirement Case Study.","venue":"FMCAD","pages":"351-368","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/PnueliA98","doi":"10.1007/3-540-49519-3_23","ee":"https://doi.org/10.1007/3-540-49519-3_23","url":"https://dblp.org/rec/conf/fmcad/PnueliA98"}, "url":"URL#6592930" }, { "@score":"1", "@id":"6592931", "info":{"authors":{"author":[{"@pid":"12/6927","text":"Jürgen Ruf"},{"@pid":"89/6634","text":"Thomas Kropf"}]},"title":"Using MTBDDs for Compostion and Model Checking of Real-Time Systems.","venue":"FMCAD","pages":"185-202","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/RufK98","doi":"10.1007/3-540-49519-3_13","ee":"https://doi.org/10.1007/3-540-49519-3_13","url":"https://dblp.org/rec/conf/fmcad/RufK98"}, "url":"URL#6592931" }, { "@score":"1", "@id":"6592932", "info":{"authors":{"author":{"@pid":"180/3233-1","text":"Klaus Schneider 0001"}},"title":"Model Checking on Product Structures.","venue":"FMCAD","pages":"483-500","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Schneider98","doi":"10.1007/3-540-49519-3_31","ee":"https://doi.org/10.1007/3-540-49519-3_31","url":"https://dblp.org/rec/conf/fmcad/Schneider98"}, "url":"URL#6592932" }, { "@score":"1", "@id":"6592933", "info":{"authors":{"author":{"@pid":"58/1751","text":"Carl-Johan H. Seger"}},"title":"Formal Methods in CAD from an Industrial Perspective (abstract).","venue":"FMCAD","pages":"203","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/Seger98","doi":"10.1007/3-540-49519-3_14","ee":"https://doi.org/10.1007/3-540-49519-3_14","url":"https://dblp.org/rec/conf/fmcad/Seger98"}, "url":"URL#6592933" }, { "@score":"1", "@id":"6592934", "info":{"authors":{"author":[{"@pid":"46/6194","text":"Mary Sheeran"},{"@pid":"46/1435","text":"Gunnar Stålmarck"}]},"title":"A Tutorial on Stålmarcks's Proof Procedure for Propositional Logic.","venue":"FMCAD","pages":"82-99","year":"1998","type":"Conference and Workshop Papers","access":"closed","key":"conf/fmcad/SheeranS98","doi":"10.1007/3-540-49519-3_7","ee":"https://doi.org/10.1007/3-540-49519-3_7","url":"https://dblp.org/rec/conf/fmcad/SheeranS98"}, "url":"URL#6592934" } ] } } } )