callback( { "result":{ "query":":facetid:toc:\"db/conf/glvlsi/glvlsi2016.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"66.63" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"85", "@dc":"85", "@oc":"85", "@id":"43396711", "text":":facetid:toc:db/conf/glvlsi/glvlsi2016.bht" } }, "hits":{ "@total":"85", "@computed":"85", "@sent":"85", "@first":"0", "hit":[{ "@score":"1", "@id":"3253327", "info":{"authors":{"author":[{"@pid":"137/9232","text":"Amr M. S. Tosson Abdelwahed"},{"@pid":"55/9611","text":"Adam Neale"},{"@pid":"67/10509","text":"Mohab H. Anis"},{"@pid":"58/8527","text":"Lan Wei"}]},"title":"8T1R: A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design.","venue":"ACM Great Lakes Symposium on VLSI","pages":"239-244","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/AbdelwahedNAW16","doi":"10.1145/2902961.2903016","ee":"https://doi.org/10.1145/2902961.2903016","url":"https://dblp.org/rec/conf/glvlsi/AbdelwahedNAW16"}, "url":"URL#3253327" }, { "@score":"1", "@id":"3253328", "info":{"authors":{"author":[{"@pid":"179/7924","text":"Ilia A. Bautista Adames"},{"@pid":"19/9225","text":"Jayita Das"},{"@pid":"94/6391","text":"Sanjukta Bhanja"}]},"title":"Survey of Emerging Technology Based Physical Unclonable Funtions.","venue":"ACM Great Lakes Symposium on VLSI","pages":"317-322","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/AdamesDB16","doi":"10.1145/2902961.2903044","ee":"https://doi.org/10.1145/2902961.2903044","url":"https://dblp.org/rec/conf/glvlsi/AdamesDB16"}, "url":"URL#3253328" }, { "@score":"1", "@id":"3253329", "info":{"authors":{"author":{"@pid":"123/2224","text":"Tosiron Adegbija"}},"title":"Exploring Configurable Non-Volatile Memory-based Caches for Energy-Efficient Embedded Systems.","venue":"ACM Great Lakes Symposium on VLSI","pages":"157-162","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Adegbija16","doi":"10.1145/2902961.2903009","ee":"https://doi.org/10.1145/2902961.2903009","url":"https://dblp.org/rec/conf/glvlsi/Adegbija16"}, "url":"URL#3253329" }, { "@score":"1", "@id":"3253330", "info":{"authors":{"author":[{"@pid":"161/2500","text":"Hassan Afzali-Kusha"},{"@pid":"56/8746","text":"Alireza Shafaei"},{"@pid":"p/MassoudPedram","text":"Massoud Pedram"}]},"title":"Optimizing the Operating Voltage of Tunnel FET-Based SRAM Arrays Equipped with Read/Write Assist Circuitry.","venue":"ACM Great Lakes Symposium on VLSI","pages":"415-420","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Afzali-KushaSP16","doi":"10.1145/2902961.2903031","ee":"https://doi.org/10.1145/2902961.2903031","url":"https://dblp.org/rec/conf/glvlsi/Afzali-KushaSP16"}, "url":"URL#3253330" }, { "@score":"1", "@id":"3253331", "info":{"authors":{"author":[{"@pid":"154/4297","text":"Mohamad Hammam Alsafrjalani"},{"@pid":"47/5909","text":"Ann Gordon-Ross"}]},"title":"Quality of Service-Aware, Scalable Cache Tuning Algorithm in Consumer-based Embedded Devices.","venue":"ACM Great Lakes Symposium on VLSI","pages":"357-360","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/AlsafrjalaniG16","doi":"10.1145/2902961.2902987","ee":"https://doi.org/10.1145/2902961.2902987","url":"https://dblp.org/rec/conf/glvlsi/AlsafrjalaniG16"}, "url":"URL#3253331" }, { "@score":"1", "@id":"3253332", "info":{"authors":{"author":[{"@pid":"166/6938","text":"Ali Alsuwaiyan"},{"@pid":"31/26","text":"Kartik Mohanram"}]},"title":"An Offline Frequent Value Encoding for Energy-Efficient MLC/TLC Non-volatile Memories.","venue":"ACM Great Lakes Symposium on VLSI","pages":"403-408","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/AlsuwaiyanM16","doi":"10.1145/2902961.2902979","ee":"https://doi.org/10.1145/2902961.2902979","url":"https://dblp.org/rec/conf/glvlsi/AlsuwaiyanM16"}, "url":"URL#3253332" }, { "@score":"1", "@id":"3253333", "info":{"authors":{"author":[{"@pid":"173/6860","text":"Cosimo Aprile"},{"@pid":"05/6201","text":"Luca Baldassarre"},{"@pid":"77/1831","text":"Vipul Gupta"},{"@pid":"37/9226","text":"Juhwan Yoo"},{"@pid":"133/3958","text":"Mahsa Shoaran"},{"@pid":"l/YusufLeblebici","text":"Yusuf Leblebici"},{"@pid":"70/5301","text":"Volkan Cevher"}]},"title":"Learning-Based Near-Optimal Area-Power Trade-offs in Hardware Design for Neural Signal Acquisition.","venue":"ACM Great Lakes Symposium on VLSI","pages":"433-438","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/AprileBGYSLC16","doi":"10.1145/2902961.2903028","ee":"https://doi.org/10.1145/2902961.2903028","url":"https://dblp.org/rec/conf/glvlsi/AprileBGYSLC16"}, "url":"URL#3253333" }, { "@score":"1", "@id":"3253334", "info":{"authors":{"author":[{"@pid":"161/2445","text":"Md Tanvir Arafin"},{"@pid":"04/3130","text":"Gang Qu 0001"}]},"title":"Secret Sharing and Multi-user Authentication: From Visual Cryptography to RRAM Circuits.","venue":"ACM Great Lakes Symposium on VLSI","pages":"169-174","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ArafinQ16","doi":"10.1145/2902961.2903039","ee":"https://doi.org/10.1145/2902961.2903039","url":"https://dblp.org/rec/conf/glvlsi/ArafinQ16"}, "url":"URL#3253334" }, { "@score":"1", "@id":"3253335", "info":{"authors":{"author":[{"@pid":"03/6325-4","text":"Yu Bai 0004"},{"@pid":"04/2380","text":"Bo Hu"},{"@pid":"69/4946","text":"Weidong Kuang"},{"@pid":"92/3220","text":"Mingjie Lin"}]},"title":"Ultra-Robust Null Convention Logic Circuit with Emerging Domain Wall Devices.","venue":"ACM Great Lakes Symposium on VLSI","pages":"251-256","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/BaiHKL16","doi":"10.1145/2902961.2903019","ee":"https://doi.org/10.1145/2902961.2903019","url":"https://dblp.org/rec/conf/glvlsi/BaiHKL16"}, "url":"URL#3253335" }, { "@score":"1", "@id":"3253336", "info":{"authors":{"author":[{"@pid":"179/7910","text":"Nidhi Batra"},{"@pid":"179/7915","text":"Pawan Sehgal"},{"@pid":"179/7916","text":"Shashwat Kaushik"},{"@pid":"43/10455","text":"Mohammad S. Hashmi"},{"@pid":"179/7901","text":"Sudesh Bhalla"},{"@pid":"156/4054","text":"Anuj Grover"}]},"title":"Static Noise Margin based Yield Modelling of 6T SRAM for Area and Minimum Operating Voltage Improvement using Recovery Techniques.","venue":"ACM Great Lakes Symposium on VLSI","pages":"117-120","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/BatraSKHBG16","doi":"10.1145/2902961.2903005","ee":"https://doi.org/10.1145/2902961.2903005","url":"https://dblp.org/rec/conf/glvlsi/BatraSKHBG16"}, "url":"URL#3253336" }, { "@score":"1", "@id":"3253337", "info":{"authors":{"author":[{"@pid":"87/4181","text":"Yu Bi"},{"@pid":"h/XiaoboSharonHu","text":"Xiaobo Sharon Hu"},{"@pid":"34/756","text":"Yier Jin"},{"@pid":"62/3778","text":"Michael T. Niemier"},{"@pid":"173/7144","text":"Kaveh Shamsi"},{"@pid":"179/2993","text":"Xunzhao Yin"}]},"title":"Enhancing Hardware Security with Emerging Transistor Technologies.","venue":"ACM Great Lakes Symposium on VLSI","pages":"305-310","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/BiHJNSY16","doi":"10.1145/2902961.2903041","ee":"https://doi.org/10.1145/2902961.2903041","url":"https://dblp.org/rec/conf/glvlsi/BiHJNSY16"}, "url":"URL#3253337" }, { "@score":"1", "@id":"3253338", "info":{"authors":{"author":[{"@pid":"179/7914","text":"Song Bian 0001"},{"@pid":"90/3626","text":"Michihiro Shintani"},{"@pid":"179/7920","text":"Shumpei Morita"},{"@pid":"58/8743","text":"Hiromitsu Awano"},{"@pid":"64/1510","text":"Masayuki Hiromoto"},{"@pid":"48/4595","text":"Takashi Sato"}]},"title":"Workload-Aware Worst Path Analysis of Processor-Scale NBTI Degradation.","venue":"ACM Great Lakes Symposium on VLSI","pages":"203-208","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/BianSMAHS16","doi":"10.1145/2902961.2903013","ee":"https://doi.org/10.1145/2902961.2903013","url":"https://dblp.org/rec/conf/glvlsi/BianSMAHS16"}, "url":"URL#3253338" }, { "@score":"1", "@id":"3253339", "info":{"authors":{"author":[{"@pid":"142/0243","text":"Rajendra Bishnoi"},{"@pid":"74/10801","text":"Fabian Oboril"},{"@pid":"55/3589","text":"Mehdi Baradaran Tahoori"}]},"title":"Low-Power Multi-Port Memory Architecture based on Spin Orbit Torque Magnetic Devices.","venue":"ACM Great Lakes Symposium on VLSI","pages":"409-414","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/BishnoiOT16","doi":"10.1145/2902961.2903022","ee":"https://doi.org/10.1145/2902961.2903022","url":"https://dblp.org/rec/conf/glvlsi/BishnoiOT16"}, "url":"URL#3253339" }, { "@score":"1", "@id":"3253340", "info":{"authors":{"author":[{"@pid":"139/7096","text":"Travis Boraten"},{"@pid":"82/10370","text":"Dominic DiTomaso"},{"@pid":"59/6384","text":"Avinash Karanth Kodi"}]},"title":"Secure Model Checkers for Network-on-Chip (NoC) Architectures.","venue":"ACM Great Lakes Symposium on VLSI","pages":"45-50","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/BoratenDK16","doi":"10.1145/2902961.2903032","ee":"https://doi.org/10.1145/2902961.2903032","url":"https://dblp.org/rec/conf/glvlsi/BoratenDK16"}, "url":"URL#3253340" }, { "@score":"1", "@id":"3253341", "info":{"authors":{"author":[{"@pid":"59/10610","text":"Tuhin Subhra Chakraborty"},{"@pid":"82/759","text":"Santanu Kundu"},{"@pid":"75/3671","text":"Deepak Agrawal"},{"@pid":"179/7919","text":"Sanjay Tanaji Shinde"},{"@pid":"29/2951","text":"Jacob Mathews"},{"@pid":"46/1819","text":"Rekha K. James"}]},"title":"Leakage Power Minimization in Deep Sub-Micron Technology by Exploiting Positive Slacks of Dependent Paths.","venue":"ACM Great Lakes Symposium on VLSI","pages":"365-368","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ChakrabortyKASM16","doi":"10.1145/2902961.2902991","ee":"https://doi.org/10.1145/2902961.2902991","url":"https://dblp.org/rec/conf/glvlsi/ChakrabortyKASM16"}, "url":"URL#3253341" }, { "@score":"1", "@id":"3253342", "info":{"authors":{"author":[{"@pid":"67/6351-14","text":"Yong Chen 0014"},{"@pid":"45/3588","text":"Emil Matús"},{"@pid":"f/GFettweis","text":"Gerhard P. Fettweis"}]},"title":"Trellis-search based Dynamic Multi-Path Connection Allocation for TDM-NoCs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"323-328","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ChenMF16","doi":"10.1145/2902961.2902968","ee":"https://doi.org/10.1145/2902961.2902968","url":"https://dblp.org/rec/conf/glvlsi/ChenMF16"}, "url":"URL#3253342" }, { "@score":"1", "@id":"3253343", "info":{"authors":{"author":[{"@pid":"163/0026","text":"Yukai Chen"},{"@pid":"25/7355","text":"Sara Vinco"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"20/691","text":"Massimo Poncino"}]},"title":"Fast Thermal Simulation using SystemC-AMS.","venue":"ACM Great Lakes Symposium on VLSI","pages":"427-432","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ChenVMP16","doi":"10.1145/2902961.2902975","ee":"https://doi.org/10.1145/2902961.2902975","url":"https://dblp.org/rec/conf/glvlsi/ChenVMP16"}, "url":"URL#3253343" }, { "@score":"1", "@id":"3253344", "info":{"authors":{"author":[{"@pid":"63/8470","text":"Yongsuk Choi"},{"@pid":"37/6603","text":"Yong-Bin Kim"}]},"title":"A Novel On-Chip Impedance Calibration Method for LPDDR4 Interface between DRAM and AP/SoC.","venue":"ACM Great Lakes Symposium on VLSI","pages":"215-219","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ChoiK16","doi":"10.1145/2902961.2902982","ee":"https://doi.org/10.1145/2902961.2902982","url":"https://dblp.org/rec/conf/glvlsi/ChoiK16"}, "url":"URL#3253344" }, { "@score":"1", "@id":"3253345", "info":{"authors":{"author":[{"@pid":"151/4562","text":"Aditya Dalakoti"},{"@pid":"179/7913","text":"Carrie Segal"},{"@pid":"79/2593","text":"Merritt Miller"},{"@pid":"81/5541","text":"Forrest Brewer"}]},"title":"Asynchronous High Speed Serial Links Analysis using Integrated Charge for Event Detection.","venue":"ACM Great Lakes Symposium on VLSI","pages":"121-124","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/DalakotiSMB16","doi":"10.1145/2902961.2902998","ee":"https://doi.org/10.1145/2902961.2902998","url":"https://dblp.org/rec/conf/glvlsi/DalakotiSMB16"}, "url":"URL#3253345" }, { "@score":"1", "@id":"3253346", "info":{"authors":{"author":[{"@pid":"64/2767","text":"Subrata Das"},{"@pid":"19/2548","text":"Soma Das"},{"@pid":"179/7912","text":"Adrija Majumder"},{"@pid":"d/PSDasgupta","text":"Parthasarathi Dasgupta"},{"@pid":"d/DebeshKumarDas","text":"Debesh Kumar Das"}]},"title":"Delay Estimates for Graphene Nanoribbons: A Novel Measure of Fidelity and Experiments with Global Routing Trees.","venue":"ACM Great Lakes Symposium on VLSI","pages":"263-268","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/DasDMDD16","doi":"10.1145/2902961.2903036","ee":"https://doi.org/10.1145/2902961.2903036","url":"https://dblp.org/rec/conf/glvlsi/DasDMDD16"}, "url":"URL#3253346" }, { "@score":"1", "@id":"3253347", "info":{"authors":{"author":[{"@pid":"146/3580","text":"Jaya Dofe"},{"@pid":"15/2734","text":"Qiaoyan Yu"},{"@pid":"33/11344","text":"Hailang Wang"},{"@pid":"48/1796","text":"Emre Salman"}]},"title":"Hardware Security Threats and Potential Countermeasures in Emerging 3D ICs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"69-74","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/DofeYWS16","doi":"10.1145/2902961.2903014","ee":"https://doi.org/10.1145/2902961.2903014","url":"https://dblp.org/rec/conf/glvlsi/DofeYWS16"}, "url":"URL#3253347" }, { "@score":"1", "@id":"3253348", "info":{"authors":{"author":[{"@pid":"156/2383","text":"Chaohui Du"},{"@pid":"24/25","text":"Guoqiang Bai 0001"},{"@pid":"70/6521","text":"Xingjun Wu"}]},"title":"High-Speed Polynomial Multiplier Architecture for Ring-LWE Based Public Key Cryptosystems.","venue":"ACM Great Lakes Symposium on VLSI","pages":"9-14","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/DuBW16","doi":"10.1145/2902961.2902969","ee":"https://doi.org/10.1145/2902961.2902969","url":"https://dblp.org/rec/conf/glvlsi/DuBW16"}, "url":"URL#3253348" }, { "@score":"1", "@id":"3253349", "info":{"authors":{"author":{"@pid":"129/1701","text":"Deliang Fan"}},"title":"Ultra-Low Energy Reconfigurable Spintronic Threshold Logic Gate.","venue":"ACM Great Lakes Symposium on VLSI","pages":"385-388","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Fan16","doi":"10.1145/2902961.2902994","ee":"https://doi.org/10.1145/2902961.2902994","url":"https://dblp.org/rec/conf/glvlsi/Fan16"}, "url":"URL#3253349" }, { "@score":"1", "@id":"3253350", "info":{"authors":{"author":{"@pid":"f/KevinFu","text":"Kevin Fu"}},"title":"Medical Device Security: The First 165 Years.","venue":"ACM Great Lakes Symposium on VLSI","pages":"5","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Fu16","doi":"10.1145/2902961.2902964","ee":"https://doi.org/10.1145/2902961.2902964","url":"https://dblp.org/rec/conf/glvlsi/Fu16"}, "url":"URL#3253350" }, { "@score":"1", "@id":"3253351", "info":{"authors":{"author":[{"@pid":"33/5231","text":"Peng Gu"},{"@pid":"91/9920","text":"Shuangchen Li"},{"@pid":"145/3887","text":"Dylan C. Stow"},{"@pid":"179/7902","text":"Russell Barnes"},{"@pid":"74/7037-17","text":"Liu Liu 0017"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"62/930","text":"Eren Kursun"}]},"title":"Leveraging 3D Technologies for Hardware Security: Opportunities and Challenges.","venue":"ACM Great Lakes Symposium on VLSI","pages":"347-352","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/GuLSBL0K16","doi":"10.1145/2902961.2903512","ee":"https://doi.org/10.1145/2902961.2903512","url":"https://dblp.org/rec/conf/glvlsi/GuLSBL0K16"}, "url":"URL#3253351" }, { "@score":"1", "@id":"3253352", "info":{"authors":{"author":[{"@pid":"179/7917","text":"Xijing Han"},{"@pid":"30/11301","text":"Marco Donato"},{"@pid":"68/3828","text":"R. Iris Bahar"},{"@pid":"97/764","text":"Alexander Zaslavsky"},{"@pid":"87/6469","text":"William R. Patterson"}]},"title":"Design of Error-Resilient Logic Gates with Reinforcement Using Implications.","venue":"ACM Great Lakes Symposium on VLSI","pages":"191-196","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/HanDBZP16","doi":"10.1145/2902961.2902983","ee":"https://doi.org/10.1145/2902961.2902983","url":"https://dblp.org/rec/conf/glvlsi/HanDBZP16"}, "url":"URL#3253352" }, { "@score":"1", "@id":"3253353", "info":{"authors":{"author":[{"@pid":"151/4117","text":"Qingda Hu"},{"@pid":"29/6473-3","text":"Guangyu Sun 0003"},{"@pid":"60/3690","text":"Jiwu Shu"},{"@pid":"94/3019-7","text":"Chao Zhang 0007"}]},"title":"Exploring Main Memory Design Based on Racetrack Memory Technology.","venue":"ACM Great Lakes Symposium on VLSI","pages":"397-402","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/HuSSZ16","doi":"10.1145/2902961.2902967","ee":"https://doi.org/10.1145/2902961.2902967","url":"https://dblp.org/rec/conf/glvlsi/HuSSZ16"}, "url":"URL#3253353" }, { "@score":"1", "@id":"3253354", "info":{"authors":{"author":[{"@pid":"61/7868","text":"Yu-Hsiang Hung"},{"@pid":"179/7911","text":"Sheng-Hsin Fang"},{"@pid":"70/3994","text":"Hung-Ming Chen"},{"@pid":"179/7926","text":"Shen-Min Chen"},{"@pid":"36/2932","text":"Chang-Tzu Lin"},{"@pid":"95/10","text":"Chia-Hsin Lee"}]},"title":"A New Methodology for Noise Sensor Placement Based on Association Rule Mining.","venue":"ACM Great Lakes Symposium on VLSI","pages":"81-86","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/HungFCCLL16","doi":"10.1145/2902961.2902973","ee":"https://doi.org/10.1145/2902961.2902973","url":"https://dblp.org/rec/conf/glvlsi/HungFCCLL16"}, "url":"URL#3253354" }, { "@score":"1", "@id":"3253355", "info":{"authors":{"author":[{"@pid":"139/8964","text":"Mohsen Imani"},{"@pid":"38/3206","text":"Shruti Patil"},{"@pid":"s/TajanaSimunic","text":"Tajana Simunic Rosing"}]},"title":"DCC: Double Capacity Cache Architecture for Narrow-Width Values.","venue":"ACM Great Lakes Symposium on VLSI","pages":"113-116","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ImaniPR16","doi":"10.1145/2902961.2902990","ee":"https://doi.org/10.1145/2902961.2902990","url":"https://dblp.org/rec/conf/glvlsi/ImaniPR16"}, "url":"URL#3253355" }, { "@score":"1", "@id":"3253356", "info":{"authors":{"author":[{"@pid":"163/3613","text":"Munish Jassi"},{"@pid":"166/7764","text":"Uzair Sharif"},{"@pid":"96/8188","text":"Daniel Müller-Gritschneder"},{"@pid":"07/6841","text":"Ulf Schlichtmann"}]},"title":"Hardware-Accelerated Software Library Drivers Generation for IP-Centric SoC Designs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"287-292","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/JassiSMS16","doi":"10.1145/2902961.2903026","ee":"https://doi.org/10.1145/2902961.2903026","url":"https://dblp.org/rec/conf/glvlsi/JassiSMS16"}, "url":"URL#3253356" }, { "@score":"1", "@id":"3253357", "info":{"authors":{"author":[{"@pid":"154/3032","text":"Xiaotao Jia"},{"@pid":"09/2775","text":"Yici Cai"},{"@pid":"43/3182-1","text":"Qiang Zhou 0001"},{"@pid":"28/4556-1","text":"Bei Yu 0001"}]},"title":"MCFRoute 2.0: A Redundant Via Insertion Enhanced Concurrent Detailed Router.","venue":"ACM Great Lakes Symposium on VLSI","pages":"87-92","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/JiaCZY16","doi":"10.1145/2902961.2902966","ee":"https://doi.org/10.1145/2902961.2902966","url":"https://dblp.org/rec/conf/glvlsi/JiaCZY16"}, "url":"URL#3253357" }, { "@score":"1", "@id":"3253358", "info":{"authors":{"author":[{"@pid":"170/6460","text":"Salin Junsangsri"},{"@pid":"09/2621-1","text":"Jie Han 0001"},{"@pid":"l/FabrizioLombardi","text":"Fabrizio Lombardi"}]},"title":"A Design of a Non-Volatile PMC-Based (Programmable Metallization Cell) Register File.","venue":"ACM Great Lakes Symposium on VLSI","pages":"21-26","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/JunsangsriHL16","doi":"10.1145/2902961.2903034","ee":"https://doi.org/10.1145/2902961.2903034","url":"https://dblp.org/rec/conf/glvlsi/JunsangsriHL16"}, "url":"URL#3253358" }, { "@score":"1", "@id":"3253359", "info":{"authors":{"author":[{"@pid":"179/7922","text":"Kyle Juretus"},{"@pid":"37/3387","text":"Ioannis Savidis"}]},"title":"Reduced Overhead Gate Level Logic Encryption.","venue":"ACM Great Lakes Symposium on VLSI","pages":"15-20","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/JuretusS16","doi":"10.1145/2902961.2902972","ee":"https://doi.org/10.1145/2902961.2902972","url":"https://dblp.org/rec/conf/glvlsi/JuretusS16"}, "url":"URL#3253359" }, { "@score":"1", "@id":"3253360", "info":{"authors":{"author":[{"@pid":"144/4472","text":"Robert Karam"},{"@pid":"42/469-5","text":"Rui Liu 0005"},{"@pid":"154/3006","text":"Pai-Yu Chen"},{"@pid":"60/11358","text":"Shimeng Yu"},{"@pid":"75/4629","text":"Swarup Bhunia"}]},"title":"Security Primitive Design with Nanoscale Devices: A Case Study with Resistive RAM.","venue":"ACM Great Lakes Symposium on VLSI","pages":"299-304","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/KaramLCYB16","doi":"10.1145/2902961.2903042","ee":"https://doi.org/10.1145/2902961.2903042","url":"https://dblp.org/rec/conf/glvlsi/KaramLCYB16"}, "url":"URL#3253360" }, { "@score":"1", "@id":"3253361", "info":{"authors":{"author":[{"@pid":"24/9547","text":"Saman Kiamehr"},{"@pid":"04/11159","text":"Mojtaba Ebrahimi"},{"@pid":"55/3589","text":"Mehdi Baradaran Tahoori"}]},"title":"Temperature-aware Dynamic Voltage Scaling for Near-Threshold Computing.","venue":"ACM Great Lakes Symposium on VLSI","pages":"361-364","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/KiamehrET16","doi":"10.1145/2902961.2902997","ee":"https://doi.org/10.1145/2902961.2902997","url":"https://dblp.org/rec/conf/glvlsi/KiamehrET16"}, "url":"URL#3253361" }, { "@score":"1", "@id":"3253362", "info":{"authors":{"author":[{"@pid":"145/7531","text":"Amey M. Kulkarni"},{"@pid":"179/7907","text":"Tahmid Abtahi"},{"@pid":"133/8261","text":"Emily Smith"},{"@pid":"33/2194","text":"Tinoosh Mohsenin"}]},"title":"Low Energy Sketching Engines on Many-Core Platform for Big Data Acceleration.","venue":"ACM Great Lakes Symposium on VLSI","pages":"57-62","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/KulkarniASM16","doi":"10.1145/2902961.2902984","ee":"https://doi.org/10.1145/2902961.2902984","url":"https://dblp.org/rec/conf/glvlsi/KulkarniASM16"}, "url":"URL#3253362" }, { "@score":"1", "@id":"3253363", "info":{"authors":{"author":[{"@pid":"179/7906","text":"Thao Le"},{"@pid":"69/1260","text":"Jia Di"},{"@pid":"t/MohammadTehranipoor","text":"Mark M. Tehranipoor"},{"@pid":"02/8217","text":"Domenic Forte"},{"@pid":"w/LeiWang3","text":"Lei Wang 0003"}]},"title":"Tracking Data Flow at Gate-Level through Structural Checking.","venue":"ACM Great Lakes Symposium on VLSI","pages":"185-189","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/LeDTF016","doi":"10.1145/2902961.2903040","ee":"https://doi.org/10.1145/2902961.2903040","url":"https://dblp.org/rec/conf/glvlsi/LeDTF016"}, "url":"URL#3253363" }, { "@score":"1", "@id":"3253364", "info":{"authors":{"author":{"@pid":"l/YusufLeblebici","text":"Yusuf Leblebici"}},"title":"Design and Implementation of Real-Time Multi-sensor Vision Systems.","venue":"ACM Great Lakes Symposium on VLSI","pages":"3","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Leblebici16","doi":"10.1145/2902961.2902965","ee":"https://doi.org/10.1145/2902961.2902965","url":"https://dblp.org/rec/conf/glvlsi/Leblebici16"}, "url":"URL#3253364" }, { "@score":"1", "@id":"3253365", "info":{"authors":{"author":[{"@pid":"83/622-7","text":"Ning Liu 0007"},{"@pid":"175/2489","text":"Caiwen Ding"},{"@pid":"45/7737","text":"Yanzhi Wang"},{"@pid":"37/3401","text":"Jingtong Hu"}]},"title":"Neural Network-based Prediction Algorithms for In-Door Multi-Source Energy Harvesting System for Non-Volatile Processors.","venue":"ACM Great Lakes Symposium on VLSI","pages":"275-280","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/LiuDWH16","doi":"10.1145/2902961.2903037","ee":"https://doi.org/10.1145/2902961.2903037","url":"https://dblp.org/rec/conf/glvlsi/LiuDWH16"}, "url":"URL#3253365" }, { "@score":"1", "@id":"3253366", "info":{"authors":{"author":[{"@pid":"10/3416-2","text":"Yin Liu 0002"},{"@pid":"p/KeshabKParhi","text":"Keshab K. Parhi"}]},"title":"Computing Complex Functions using Factorization in Unipolar Stochastic Logic.","venue":"ACM Great Lakes Symposium on VLSI","pages":"109-112","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/LiuP16","doi":"10.1145/2902961.2902999","ee":"https://doi.org/10.1145/2902961.2902999","url":"https://dblp.org/rec/conf/glvlsi/LiuP16"}, "url":"URL#3253366" }, { "@score":"1", "@id":"3253367", "info":{"authors":{"author":[{"@pid":"15/7657","text":"Pei Luo"},{"@pid":"16/6465","text":"Cheng Li"},{"@pid":"67/5667","text":"Yunsi Fei"}]},"title":"Concurrent Error Detection for Reliable SHA-3 Design.","venue":"ACM Great Lakes Symposium on VLSI","pages":"39-44","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/LuoLF16","doi":"10.1145/2902961.2902985","ee":"https://doi.org/10.1145/2902961.2902985","url":"https://dblp.org/rec/conf/glvlsi/LuoLF16"}, "url":"URL#3253367" }, { "@score":"1", "@id":"3253368", "info":{"authors":{"author":[{"@pid":"86/7815","text":"Fubing Mao"},{"@pid":"10/4661-12","text":"Wei Zhang 0012"},{"@pid":"25/13","text":"Bo Feng"},{"@pid":"h/BingshengHe","text":"Bingsheng He"},{"@pid":"41/3765","text":"Yuchun Ma"}]},"title":"Modular Placement for Interposer based Multi-FPGA Systems.","venue":"ACM Great Lakes Symposium on VLSI","pages":"93-98","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/MaoZFHM16","doi":"10.1145/2902961.2903025","ee":"https://doi.org/10.1145/2902961.2903025","url":"https://dblp.org/rec/conf/glvlsi/MaoZFHM16"}, "url":"URL#3253368" }, { "@score":"1", "@id":"3253369", "info":{"authors":{"author":[{"@pid":"179/7905","text":"Poorna Marthi"},{"@pid":"179/7908","text":"Sheikh Rufsan Reza"},{"@pid":"179/7918","text":"Nazir Hossain"},{"@pid":"96/8796","text":"Jean-François Millithaler"},{"@pid":"m/MartinMargala","text":"Martin Margala"},{"@pid":"31/8110","text":"Ignacio Iñiguez-de-la-Torre"},{"@pid":"25/4065","text":"Javier Mateos"},{"@pid":"46/338","text":"Tomás González"}]},"title":"Modeling and Study of Two-BDT-Nanostructure based Sequential Logic Circuits.","venue":"ACM Great Lakes Symposium on VLSI","pages":"393-396","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/MarthiRHMMIMG16","doi":"10.1145/2902961.2903001","ee":"https://doi.org/10.1145/2902961.2903001","url":"https://dblp.org/rec/conf/glvlsi/MarthiRHMMIMG16"}, "url":"URL#3253369" }, { "@score":"1", "@id":"3253370", "info":{"authors":{"author":[{"@pid":"130/1383","text":"Pietro Mercati"},{"@pid":"13/7355","text":"Francesco Paterna"},{"@pid":"45/1193","text":"Andrea Bartolini"},{"@pid":"139/8964","text":"Mohsen Imani"},{"@pid":"b/LucaBenini","text":"Luca Benini"},{"@pid":"s/TajanaSimunic","text":"Tajana Simunic Rosing"}]},"title":"VarDroid: Online Variability Emulation in Android/Linux Platforms.","venue":"ACM Great Lakes Symposium on VLSI","pages":"269-274","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/MercatiPBIBR16","doi":"10.1145/2902961.2902971","ee":"https://doi.org/10.1145/2902961.2902971","url":"https://dblp.org/rec/conf/glvlsi/MercatiPBIBR16"}, "url":"URL#3253370" }, { "@score":"1", "@id":"3253371", "info":{"authors":{"author":[{"@pid":"90/7940","text":"Vincent Mirian"},{"@pid":"c/PaulChow","text":"Paul Chow"}]},"title":"Extracting Designs of Secure IPs Using FPGA CAD Tools.","venue":"ACM Great Lakes Symposium on VLSI","pages":"293-298","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/MirianC16","doi":"10.1145/2902961.2903033","ee":"https://doi.org/10.1145/2902961.2903033","url":"https://dblp.org/rec/conf/glvlsi/MirianC16"}, "url":"URL#3253371" }, { "@score":"1", "@id":"3253372", "info":{"authors":{"author":[{"@pid":"97/9523","text":"Sparsh Mittal"},{"@pid":"13/5280","text":"Jeffrey S. Vetter"}]},"title":"Reducing Soft-error Vulnerability of Caches using Data Compression.","venue":"ACM Great Lakes Symposium on VLSI","pages":"197-202","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/MittalV16","doi":"10.1145/2902961.2902977","ee":"https://doi.org/10.1145/2902961.2902977","url":"https://dblp.org/rec/conf/glvlsi/MittalV16"}, "url":"URL#3253372" }, { "@score":"1", "@id":"3253373", "info":{"authors":{"author":[{"@pid":"152/9040","text":"Ralph Nyberg"},{"@pid":"82/9413","text":"Johann Heyszl"},{"@pid":"77/2556","text":"Dietmar Heinz"},{"@pid":"89/4621","text":"Georg Sigl"}]},"title":"Enhancing Fault Emulation of Transient Faults by Separating Combinational and Sequential Fault Propagation.","venue":"ACM Great Lakes Symposium on VLSI","pages":"209-214","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/NybergHHS16","doi":"10.1145/2902961.2903021","ee":"https://doi.org/10.1145/2902961.2903021","url":"https://dblp.org/rec/conf/glvlsi/NybergHHS16"}, "url":"URL#3253373" }, { "@score":"1", "@id":"3253374", "info":{"authors":{"author":[{"@pid":"132/8204","text":"Adam Page"},{"@pid":"158/8318","text":"Nasrin Attaran"},{"@pid":"118/5592","text":"Colin Shea"},{"@pid":"63/3012","text":"Houman Homayoun"},{"@pid":"33/2194","text":"Tinoosh Mohsenin"}]},"title":"Low-Power Manycore Accelerator for Personalized Biomedical Applications.","venue":"ACM Great Lakes Symposium on VLSI","pages":"63-68","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PageASHM16","doi":"10.1145/2902961.2902986","ee":"https://doi.org/10.1145/2902961.2902986","url":"https://dblp.org/rec/conf/glvlsi/PageASHM16"}, "url":"URL#3253374" }, { "@score":"1", "@id":"3253375", "info":{"authors":{"author":[{"@pid":"173/7133","text":"Daniele Jahier Pagliari"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"20/691","text":"Massimo Poncino"}]},"title":"Approximate Differential Encoding for Energy-Efficient Serial Communication.","venue":"ACM Great Lakes Symposium on VLSI","pages":"421-426","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PagliariMP16","doi":"10.1145/2902961.2902974","ee":"https://doi.org/10.1145/2902961.2902974","url":"https://dblp.org/rec/conf/glvlsi/PagliariMP16"}, "url":"URL#3253375" }, { "@score":"1", "@id":"3253376", "info":{"authors":{"author":[{"@pid":"12/6811","text":"Doug Palmer"},{"@pid":"59/1983","text":"Saverio Fazzari"},{"@pid":"179/7909","text":"Scott Wartenberg"}]},"title":"Defense Systems and IoT: Security Issues in an Era of Distributed Command and Control.","venue":"ACM Great Lakes Symposium on VLSI","pages":"175-179","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PalmerFW16","doi":"10.1145/2902961.2903038","ee":"https://doi.org/10.1145/2902961.2903038","url":"https://dblp.org/rec/conf/glvlsi/PalmerFW16"}, "url":"URL#3253376" }, { "@score":"1", "@id":"3253377", "info":{"authors":{"author":[{"@pid":"169/6000","text":"Ioannis A. Papistas"},{"@pid":"43/3714","text":"Vasilis F. Pavlidis"}]},"title":"Inter-Tier Crosstalk Noise On Power Delivery Networks For 3-D ICs With Inductively-Coupled Interconnects.","venue":"ACM Great Lakes Symposium on VLSI","pages":"257-262","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PapistasP16","doi":"10.1145/2902961.2903020","ee":"https://doi.org/10.1145/2902961.2903020","url":"https://dblp.org/rec/conf/glvlsi/PapistasP16"}, "url":"URL#3253377" }, { "@score":"1", "@id":"3253378", "info":{"authors":{"author":[{"@pid":"40/7848","text":"Jaeyoung Park"},{"@pid":"38/3999","text":"Michael Orshansky"}]},"title":"Multiple Attempt Write Strategy for Low Energy STT-RAM.","venue":"ACM Great Lakes Symposium on VLSI","pages":"163-168","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ParkO16","doi":"10.1145/2902961.2903015","ee":"https://doi.org/10.1145/2902961.2903015","url":"https://dblp.org/rec/conf/glvlsi/ParkO16"}, "url":"URL#3253378" }, { "@score":"1", "@id":"3253379", "info":{"authors":{"author":[{"@pid":"98/7612-1","text":"Ravi Patel 0001"},{"@pid":"83/9907","text":"Kan Xu"},{"@pid":"65/1497","text":"Eby G. Friedman"},{"@pid":"61/4532","text":"Praveen Raghavan"}]},"title":"Exploratory Power Noise Models of Standard Cell 14, 10, and 7 nm FinFET ICs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"233-238","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PatelXFR16","doi":"10.1145/2902961.2903035","ee":"https://doi.org/10.1145/2902961.2903035","url":"https://dblp.org/rec/conf/glvlsi/PatelXFR16"}, "url":"URL#3253379" }, { "@score":"1", "@id":"3253380", "info":{"authors":{"author":[{"@pid":"153/6108","text":"Divya Pathak"},{"@pid":"132/8199","text":"Mohammad Hossein Hajkazemi"},{"@pid":"50/10948","text":"Mohammad Khavari Tavana"},{"@pid":"63/3012","text":"Houman Homayoun"},{"@pid":"37/3387","text":"Ioannis Savidis"}]},"title":"Load Balanced On-Chip Power Delivery for Average Current Demand.","venue":"ACM Great Lakes Symposium on VLSI","pages":"439-444","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PathakHTHS16","doi":"10.1145/2902961.2903030","ee":"https://doi.org/10.1145/2902961.2903030","url":"https://dblp.org/rec/conf/glvlsi/PathakHTHS16"}, "url":"URL#3253380" }, { "@score":"1", "@id":"3253381", "info":{"authors":{"author":[{"@pid":"123/8895","text":"Jordi Perez-Puigdemont"},{"@pid":"27/5846","text":"Francesc Moll"}]},"title":"ASIC Implementation of An All-digital Self-adaptive PVTA Variation-aware Clock Generation System.","venue":"ACM Great Lakes Symposium on VLSI","pages":"381-384","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Perez-Puigdemont16","doi":"10.1145/2902961.2903006","ee":"https://doi.org/10.1145/2902961.2903006","url":"https://dblp.org/rec/conf/glvlsi/Perez-Puigdemont16"}, "url":"URL#3253381" }, { "@score":"1", "@id":"3253382", "info":{"authors":{"author":[{"@pid":"81/6173","text":"Daniel Prashanth"},{"@pid":"87/5503","text":"Hae-Seung Lee"}]},"title":"A Sampling Clock Skew Correction Technique for Time-Interleaved SAR ADCs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"129-132","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PrashanthL16","doi":"10.1145/2902961.2903008","ee":"https://doi.org/10.1145/2902961.2903008","url":"https://dblp.org/rec/conf/glvlsi/PrashanthL16"}, "url":"URL#3253382" }, { "@score":"1", "@id":"3253383", "info":{"authors":{"author":[{"@pid":"144/4454","text":"Anastasios Psarras"},{"@pid":"63/4391","text":"Junghee Lee"},{"@pid":"71/4448","text":"Pavlos M. Mattheakis"},{"@pid":"39/4722","text":"Chrysostomos Nicopoulos"},{"@pid":"56/3817","text":"Giorgos Dimitrakopoulos"}]},"title":"A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors.","venue":"ACM Great Lakes Symposium on VLSI","pages":"335-340","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/PsarrasLMND16","doi":"10.1145/2902961.2903010","ee":"https://doi.org/10.1145/2902961.2903010","url":"https://dblp.org/rec/conf/glvlsi/PsarrasLMND16"}, "url":"URL#3253383" }, { "@score":"1", "@id":"3253384", "info":{"authors":{"author":[{"@pid":"01/10373","text":"Vijeta Rathore"},{"@pid":"72/8378","text":"Vivek Chaturvedi"},{"@pid":"23/1694","text":"Thambipillai Srikanthan"}]},"title":"Performance Constraint-Aware Task Mapping to Optimize Lifetime Reliability of Manycore Systems.","venue":"ACM Great Lakes Symposium on VLSI","pages":"377-380","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/RathoreCS16","doi":"10.1145/2902961.2902996","ee":"https://doi.org/10.1145/2902961.2902996","url":"https://dblp.org/rec/conf/glvlsi/RathoreCS16"}, "url":"URL#3253384" }, { "@score":"1", "@id":"3253385", "info":{"authors":{"author":[{"@pid":"179/7921","text":"Md Farhadur Reza"},{"@pid":"11/6855","text":"Dan Zhao 0001"},{"@pid":"78/1033","text":"Hongyi Wu"}]},"title":"Task-Resource Co-Allocation for Hotspot Minimization in Heterogeneous Many-Core NoCs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"137-140","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/RezaZW16","doi":"10.1145/2902961.2903003","ee":"https://doi.org/10.1145/2902961.2903003","url":"https://dblp.org/rec/conf/glvlsi/RezaZW16"}, "url":"URL#3253385" }, { "@score":"1", "@id":"3253386", "info":{"authors":{"author":{"@pid":"09/1376","text":"Garrett S. Rose"}},"title":"Security Meets Nanoelectronics for Internet of Things Applications.","venue":"ACM Great Lakes Symposium on VLSI","pages":"181-183","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Rose16","doi":"10.1145/2902961.2903045","ee":"https://doi.org/10.1145/2902961.2903045","url":"https://dblp.org/rec/conf/glvlsi/Rose16"}, "url":"URL#3253386" }, { "@score":"1", "@id":"3253387", "info":{"authors":{"author":[{"@pid":"143/9084","text":"Marcelo Ruaro"},{"@pid":"m/FernandoGehmMoraes","text":"Fernando Gehm Moraes"}]},"title":"Dynamic Real-Time Scheduler for Large-Scale MPSoCs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"341-346","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/RuaroM16","doi":"10.1145/2902961.2903027","ee":"https://doi.org/10.1145/2902961.2903027","url":"https://dblp.org/rec/conf/glvlsi/RuaroM16"}, "url":"URL#3253387" }, { "@score":"1", "@id":"3253388", "info":{"authors":{"author":[{"@pid":"179/7927","text":"Govinda Sannena"},{"@pid":"71/5738","text":"Bishnu Prasad Das"}]},"title":"A Metastability Immune Timing Error Masking Flip-Flop for Dynamic Variation Tolerance.","venue":"ACM Great Lakes Symposium on VLSI","pages":"151-156","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/SannenaD16","doi":"10.1145/2902961.2902976","ee":"https://doi.org/10.1145/2902961.2902976","url":"https://dblp.org/rec/conf/glvlsi/SannenaD16"}, "url":"URL#3253388" }, { "@score":"1", "@id":"3253389", "info":{"authors":{"author":[{"@pid":"139/2474","text":"Naman Saraf"},{"@pid":"b/KiaBazargan","text":"Kia Bazargan"}]},"title":"Polynomial Arithmetic Using Sequential Stochastic Logic.","venue":"ACM Great Lakes Symposium on VLSI","pages":"245-250","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/SarafB16","doi":"10.1145/2902961.2902981","ee":"https://doi.org/10.1145/2902961.2902981","url":"https://dblp.org/rec/conf/glvlsi/SarafB16"}, "url":"URL#3253389" }, { "@score":"1", "@id":"3253390", "info":{"authors":{"author":[{"@pid":"172/4414","text":"Morteza Soltani"},{"@pid":"160/2341","text":"Mohammad Ebrahimi"},{"@pid":"29/2510","text":"Zainalabedin Navabi"}]},"title":"Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping.","venue":"ACM Great Lakes Symposium on VLSI","pages":"329-334","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/SoltaniEN16","doi":"10.1145/2902961.2902980","ee":"https://doi.org/10.1145/2902961.2902980","url":"https://dblp.org/rec/conf/glvlsi/SoltaniEN16"}, "url":"URL#3253390" }, { "@score":"1", "@id":"3253391", "info":{"authors":{"author":[{"@pid":"160/2258","text":"Jiachen Song"},{"@pid":"46/2311-3","text":"Xi Li 0003"},{"@pid":"152/9252","text":"Beilei Sun"},{"@pid":"160/2167","text":"Zhinan Cheng"},{"@pid":"w/ChaoWang3","text":"Chao Wang 0003"},{"@pid":"53/2969","text":"Xuehai Zhou"}]},"title":"FCM: Towards Fine-Grained GPU Power Management for Closed Source Mobile Games.","venue":"ACM Great Lakes Symposium on VLSI","pages":"353-356","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/SongLSCWZ16","doi":"10.1145/2902961.2902989","ee":"https://doi.org/10.1145/2902961.2902989","url":"https://dblp.org/rec/conf/glvlsi/SongLSCWZ16"}, "url":"URL#3253391" }, { "@score":"1", "@id":"3253392", "info":{"authors":{"author":[{"@pid":"159/4118","text":"Dimitrios Stamoulis"},{"@pid":"73/1867","text":"Simone Corbetta"},{"@pid":"33/10538","text":"Dimitrios Rodopoulos"},{"@pid":"123/8204","text":"Pieter Weckx"},{"@pid":"118/8568","text":"Peter Debacker"},{"@pid":"16/5069","text":"Brett H. Meyer"},{"@pid":"39/159","text":"Ben Kaczer"},{"@pid":"61/4532","text":"Praveen Raghavan"},{"@pid":"s/DimitriosSoudris","text":"Dimitrios Soudris"},{"@pid":"61/3302","text":"Francky Catthoor"},{"@pid":"75/1586","text":"Zeljko Zilic"}]},"title":"Capturing True Workload Dependency of BTI-induced Degradation in CPU Components.","venue":"ACM Great Lakes Symposium on VLSI","pages":"373-376","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/StamoulisCRWDMK16","doi":"10.1145/2902961.2902992","ee":"https://doi.org/10.1145/2902961.2902992","url":"https://dblp.org/rec/conf/glvlsi/StamoulisCRWDMK16"}, "url":"URL#3253392" }, { "@score":"1", "@id":"3253393", "info":{"authors":{"author":[{"@pid":"47/3258","text":"Hamed Tabkhi"},{"@pid":"159/9474","text":"Majid Sabbagh"},{"@pid":"88/4231","text":"Gunar Schirner"}]},"title":"Guiding Power/Quality Exploration for Communication-Intense Stream Processing.","venue":"ACM Great Lakes Symposium on VLSI","pages":"141-144","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/TabkhiSS16","doi":"10.1145/2902961.2903004","ee":"https://doi.org/10.1145/2902961.2903004","url":"https://dblp.org/rec/conf/glvlsi/TabkhiSS16"}, "url":"URL#3253393" }, { "@score":"1", "@id":"3253394", "info":{"authors":{"author":[{"@pid":"09/11301","text":"Valerio Tenace"},{"@pid":"36/291","text":"Andrea Calimera"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"20/691","text":"Massimo Poncino"}]},"title":"Graphene-PLA (GPLA): a Compact and Ultra-Low Power Logic Array Architecture.","venue":"ACM Great Lakes Symposium on VLSI","pages":"145-150","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/TenaceCMP16","doi":"10.1145/2902961.2902970","ee":"https://doi.org/10.1145/2902961.2902970","url":"https://dblp.org/rec/conf/glvlsi/TenaceCMP16"}, "url":"URL#3253394" }, { "@score":"1", "@id":"3253395", "info":{"authors":{"author":[{"@pid":"137/9232","text":"Amr M. S. Tosson"},{"@pid":"67/10509","text":"Mohab H. Anis"},{"@pid":"58/8527","text":"Lan Wei"}]},"title":"RRAM Refresh Circuit: A Proposed Solution To Resolve The Soft-Error Failures For HfO2/Hf 1T1R RRAM Memory Cell.","venue":"ACM Great Lakes Symposium on VLSI","pages":"227-232","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/TossonAW16","doi":"10.1145/2902961.2903017","ee":"https://doi.org/10.1145/2902961.2903017","url":"https://dblp.org/rec/conf/glvlsi/TossonAW16"}, "url":"URL#3253395" }, { "@score":"1", "@id":"3253396", "info":{"authors":{"author":{"@pid":"92/16","text":"Ingrid Verbauwhede"}},"title":"VLSI Design Methods for Low Power Embedded Encryption.","venue":"ACM Great Lakes Symposium on VLSI","pages":"7","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Verbauwhede16","doi":"10.1145/2902961.2902963","ee":"https://doi.org/10.1145/2902961.2902963","url":"https://dblp.org/rec/conf/glvlsi/Verbauwhede16"}, "url":"URL#3253396" }, { "@score":"1", "@id":"3253397", "info":{"authors":{"author":[{"@pid":"25/7355","text":"Sara Vinco"},{"@pid":"163/0026","text":"Yukai Chen"},{"@pid":"97/6648","text":"Enrico Macii"},{"@pid":"20/691","text":"Massimo Poncino"}]},"title":"A Unified Model of Power Sources for the Simulation of Electrical Energy Systems.","venue":"ACM Great Lakes Symposium on VLSI","pages":"281-286","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/VincoCMP16","doi":"10.1145/2902961.2903024","ee":"https://doi.org/10.1145/2902961.2903024","url":"https://dblp.org/rec/conf/glvlsi/VincoCMP16"}, "url":"URL#3253397" }, { "@score":"1", "@id":"3253398", "info":{"authors":{"author":[{"@pid":"37/5333","text":"Xueyan Wang"},{"@pid":"154/3032","text":"Xiaotao Jia"},{"@pid":"43/3182-1","text":"Qiang Zhou 0001"},{"@pid":"09/2775","text":"Yici Cai"},{"@pid":"99/9547-1","text":"Jianlei Yang 0001"},{"@pid":"145/9452","text":"Mingze Gao"},{"@pid":"04/3130","text":"Gang Qu 0001"}]},"title":"Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers.","venue":"ACM Great Lakes Symposium on VLSI","pages":"133-136","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/WangJZCYGQ16","doi":"10.1145/2902961.2903000","ee":"https://doi.org/10.1145/2902961.2903000","url":"https://dblp.org/rec/conf/glvlsi/WangJZCYGQ16"}, "url":"URL#3253398" }, { "@score":"1", "@id":"3253399", "info":{"authors":{"author":[{"@pid":"04/1274","text":"Adam Watkins"},{"@pid":"70/5489","text":"Spyros Tragoudas"}]},"title":"An Enhanced Analytical Electrical Masking Model for Multiple Event Transients.","venue":"ACM Great Lakes Symposium on VLSI","pages":"369-372","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/WatkinsT16","doi":"10.1145/2902961.2903007","ee":"https://doi.org/10.1145/2902961.2903007","url":"https://dblp.org/rec/conf/glvlsi/WatkinsT16"}, "url":"URL#3253399" }, { "@score":"1", "@id":"3253400", "info":{"authors":{"author":[{"@pid":"24/4105-34","text":"Wei Wei 0034"},{"@pid":"04/6660","text":"Kazuteru Namba"},{"@pid":"l/FabrizioLombardi","text":"Fabrizio Lombardi"}]},"title":"Design and Comparative Evaluation of a Hybrid Cache Memory at Architectural Level.","venue":"ACM Great Lakes Symposium on VLSI","pages":"125-128","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/WeiNL16","doi":"10.1145/2902961.2903002","ee":"https://doi.org/10.1145/2902961.2903002","url":"https://dblp.org/rec/conf/glvlsi/WeiNL16"}, "url":"URL#3253400" }, { "@score":"1", "@id":"3253401", "info":{"authors":{"author":{"@pid":"167/3164","text":"Marc Witteman"}},"title":"Why Is It So Hard to Make Secure Chips?","venue":"ACM Great Lakes Symposium on VLSI","pages":"1","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/Witteman16","doi":"10.1145/2902961.2902962","ee":"https://doi.org/10.1145/2902961.2902962","url":"https://dblp.org/rec/conf/glvlsi/Witteman16"}, "url":"URL#3253401" }, { "@score":"1", "@id":"3253402", "info":{"authors":{"author":[{"@pid":"41/7806","text":"Qin Xiong"},{"@pid":"57/5135","text":"Zhonghai Lu"},{"@pid":"84/3254-5","text":"Fei Wu 0005"},{"@pid":"54/2020","text":"Changsheng Xie"}]},"title":"Real-Time Analysis for Wormhole NoC: Revisited and Revised.","venue":"ACM Great Lakes Symposium on VLSI","pages":"75-80","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/XiongLWX16","doi":"10.1145/2902961.2903023","ee":"https://doi.org/10.1145/2902961.2903023","url":"https://dblp.org/rec/conf/glvlsi/XiongLWX16"}, "url":"URL#3253402" }, { "@score":"1", "@id":"3253403", "info":{"authors":{"author":[{"@pid":"15/1040","text":"Xiaolin Xu"},{"@pid":"67/7583","text":"Daniel E. Holcomb"}]},"title":"A Clockless Sequential PUF with Autonomous Majority Voting.","venue":"ACM Great Lakes Symposium on VLSI","pages":"27-32","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/XuH16","doi":"10.1145/2902961.2903029","ee":"https://doi.org/10.1145/2902961.2903029","url":"https://dblp.org/rec/conf/glvlsi/XuH16"}, "url":"URL#3253403" }, { "@score":"1", "@id":"3253404", "info":{"authors":{"author":[{"@pid":"179/7923","text":"Zhezhao Xu"},{"@pid":"03/6174","text":"Wenjian Yu"},{"@pid":"94/3019","text":"Chao Zhang"},{"@pid":"179/2847","text":"Bolong Zhang"},{"@pid":"67/2143","text":"Meijuan Lu"},{"@pid":"64/2722","text":"Michael Mascagni"}]},"title":"A Parallel Random Walk Solver for the Capacitance Calculation Problem in Touchscreen Design.","venue":"ACM Great Lakes Symposium on VLSI","pages":"99-104","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/XuYZZLM16","doi":"10.1145/2902961.2903011","ee":"https://doi.org/10.1145/2902961.2903011","url":"https://dblp.org/rec/conf/glvlsi/XuYZZLM16"}, "url":"URL#3253404" }, { "@score":"1", "@id":"3253405", "info":{"authors":{"author":[{"@pid":"163/3553","text":"Chaofei Yang"},{"@pid":"59/11469","text":"Beiye Liu"},{"@pid":"20/7627","text":"Yandan Wang"},{"@pid":"80/1641","text":"Yiran Chen 0001"},{"@pid":"30/5330-1","text":"Hai Li 0001"},{"@pid":"56/5624-1","text":"Xian Zhang 0001"},{"@pid":"29/6473-3","text":"Guangyu Sun 0003"}]},"title":"The Applications of NVM Technology in Hardware Security.","venue":"ACM Great Lakes Symposium on VLSI","pages":"311-316","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/YangLWCLZS16","doi":"10.1145/2902961.2903043","ee":"https://doi.org/10.1145/2902961.2903043","url":"https://dblp.org/rec/conf/glvlsi/YangLWCLZS16"}, "url":"URL#3253405" }, { "@score":"1", "@id":"3253406", "info":{"authors":{"author":[{"@pid":"01/2478","text":"Chen Yang"},{"@pid":"87/660","text":"Yan Li"},{"@pid":"60/1416","text":"Wei Zhong"},{"@pid":"04/4291-1","text":"Song Chen 0001"}]},"title":"Real-Time Hardware Stereo Matching Using Guided Image Filter.","venue":"ACM Great Lakes Symposium on VLSI","pages":"105-108","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/YangLZC16","doi":"10.1145/2902961.2902995","ee":"https://doi.org/10.1145/2902961.2902995","url":"https://dblp.org/rec/conf/glvlsi/YangLZC16"}, "url":"URL#3253406" }, { "@score":"1", "@id":"3253407", "info":{"authors":{"author":[{"@pid":"41/1662-1","text":"Bo Yuan 0001"},{"@pid":"45/7737","text":"Yanzhi Wang"},{"@pid":"67/5020-1","text":"Zhongfeng Wang 0001"}]},"title":"Area-Efficient Error-Resilient Discrete Fourier Transformation Design using Stochastic Computing.","venue":"ACM Great Lakes Symposium on VLSI","pages":"33-38","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/YuanWW16","doi":"10.1145/2902961.2902978","ee":"https://doi.org/10.1145/2902961.2902978","url":"https://dblp.org/rec/conf/glvlsi/YuanWW16"}, "url":"URL#3253407" }, { "@score":"1", "@id":"3253408", "info":{"authors":{"author":[{"@pid":"49/6156","text":"Hang Zhang"},{"@pid":"16/11211-1","text":"Xuhao Chen 0001"},{"@pid":"42/2525","text":"Nong Xiao"},{"@pid":"67/5807-2","text":"Fang Liu 0002"},{"@pid":"75/7449","text":"Zhiguang Chen"}]},"title":"Red-Shield: Shielding Read Disturbance for STT-RAM Based Register Files on GPUs.","venue":"ACM Great Lakes Symposium on VLSI","pages":"389-392","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ZhangCXLC16","doi":"10.1145/2902961.2902988","ee":"https://doi.org/10.1145/2902961.2902988","url":"https://dblp.org/rec/conf/glvlsi/ZhangCXLC16"}, "url":"URL#3253408" }, { "@score":"1", "@id":"3253409", "info":{"authors":{"author":[{"@pid":"133/0537","text":"Rui Zhou"},{"@pid":"26/1188","text":"Weikang Qian"}]},"title":"A General Sign Bit Error Correction Scheme for Approximate Adders.","venue":"ACM Great Lakes Symposium on VLSI","pages":"221-226","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/ZhouQ16","doi":"10.1145/2902961.2903012","ee":"https://doi.org/10.1145/2902961.2903012","url":"https://dblp.org/rec/conf/glvlsi/ZhouQ16"}, "url":"URL#3253409" }, { "@score":"1", "@id":"3253410", "info":{"authors":{"author":[{"@pid":"179/7928","text":"Sita Kondamadugula"},{"@pid":"47/5899","text":"Srinath R. Naidu"}]},"title":"Parameter-importance based Monte-Carlo Technique for Variation-aware Analog Yield Optimization.","venue":"ACM Great Lakes Symposium on VLSI","pages":"51-56","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/glvlsi/kondamadugulaN16","doi":"10.1145/2902961.2903018","ee":"https://doi.org/10.1145/2902961.2903018","url":"https://dblp.org/rec/conf/glvlsi/kondamadugulaN16"}, "url":"URL#3253410" }, { "@score":"1", "@id":"3361306", "info":{"authors":{"author":[{"@pid":"79/3945","text":"Ayse K. Coskun"},{"@pid":"m/MartinMargala","text":"Martin Margala"},{"@pid":"41/1836","text":"Laleh Behjat"},{"@pid":"09/2621-1","text":"Jie Han 0001"}]},"title":"Proceedings of the 26th edition on Great Lakes Symposium on VLSI, GLVLSI 2016, Boston, MA, USA, May 18-20, 2016","venue":"ACM Great Lakes Symposium on VLSI","publisher":"ACM","year":"2016","type":"Editorship","key":"conf/glvlsi/2016","doi":"10.1145/2902961","ee":"https://doi.org/10.1145/2902961","url":"https://dblp.org/rec/conf/glvlsi/2016"}, "url":"URL#3361306" } ] } } } )