callback( { "result":{ "query":":facetid:toc:\"db/conf/latw/lats2019.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"66.73" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"40", "@dc":"40", "@oc":"40", "@id":"43399699", "text":":facetid:toc:db/conf/latw/lats2019.bht" } }, "hits":{ "@total":"40", "@computed":"40", "@sent":"40", "@first":"0", "hit":[{ "@score":"1", "@id":"2241968", "info":{"authors":{"author":[{"@pid":"67/6895","text":"Salem Abdennadher"},{"@pid":"57/3250","text":"Arani Sinha"},{"@pid":"71/10770","text":"Yonghyun Kim"}]},"title":"Analog/Mixed Signal IP DFx from a Foundry perspective.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/AbdennadherSK19","doi":"10.1109/LATW.2019.8704563","ee":"https://doi.org/10.1109/LATW.2019.8704563","url":"https://dblp.org/rec/conf/latw/AbdennadherSK19"}, "url":"URL#2241968" }, { "@score":"1", "@id":"2241969", "info":{"authors":{"author":[{"@pid":"194/7300","text":"Ghazanfar Ali"},{"@pid":"148/6469","text":"Jerrin Pathrose"},{"@pid":"19/6515","text":"Hans G. Kerkhoff"}]},"title":"IJTAG Compatible Delay-line based Voltage Embedded Instrument with One Clock-cycle Conversion Time.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/AliPK19","doi":"10.1109/LATW.2019.8704570","ee":"https://doi.org/10.1109/LATW.2019.8704570","url":"https://dblp.org/rec/conf/latw/AliPK19"}, "url":"URL#2241969" }, { "@score":"1", "@id":"2241970", "info":{"authors":{"author":[{"@pid":"171/4638-1","text":"Enrique Alvarez-Fontecilla"},{"@pid":"70/5337","text":"Angel Abusleme"}]},"title":"A Non-Linearity Compensation Technique for Charge-Redistribution SAR ADCs.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Alvarez-Fontecilla19","doi":"10.1109/LATW.2019.8704611","ee":"https://doi.org/10.1109/LATW.2019.8704611","url":"https://dblp.org/rec/conf/latw/Alvarez-Fontecilla19"}, "url":"URL#2241970" }, { "@score":"1", "@id":"2241971", "info":{"authors":{"author":[{"@pid":"132/0966","text":"Marwan Ammar"},{"@pid":"60/10783","text":"Ghaith Bany Hamad"},{"@pid":"95/4076","text":"Otmane Aït Mohamed"}]},"title":"Probabilistic High-Level Estimation of Vulnerability and Fault Mitigation of Critical Systems Using Fault-Mitigation Trees (FMTs).","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/AmmarHM19","doi":"10.1109/LATW.2019.8704589","ee":"https://doi.org/10.1109/LATW.2019.8704589","url":"https://dblp.org/rec/conf/latw/AmmarHM19"}, "url":"URL#2241971" }, { "@score":"1", "@id":"2241972", "info":{"authors":{"author":[{"@pid":"12/10348","text":"Lorena Anghel"},{"@pid":"25/929","text":"Anna Bernasconi 0001"},{"@pid":"c/ValentinaCiriani","text":"Valentina Ciriani"},{"@pid":"143/9058","text":"Luca Frontini"},{"@pid":"22/2634","text":"Gabriella Trucco"},{"@pid":"93/8337","text":"Elena I. Vatajelu"}]},"title":"Fault Mitigation of Switching Lattices under the Stuck-At-Fault Model.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Anghel0CFTV19","doi":"10.1109/LATW.2019.8704615","ee":"https://doi.org/10.1109/LATW.2019.8704615","url":"https://dblp.org/rec/conf/latw/Anghel0CFTV19"}, "url":"URL#2241972" }, { "@score":"1", "@id":"2241973", "info":{"authors":{"author":[{"@pid":"218/3053","text":"Alexander Aponte-Moreno"},{"@pid":"330/6849","text":"Cesar Augusto Pedraza"},{"@pid":"97/9034","text":"Felipe Restrepo-Calle"}]},"title":"Reducing Overheads in Software-based Fault Tolerant Systems using Approximate Computing.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Aponte-MorenoPR19","doi":"10.1109/LATW.2019.8704586","ee":"https://doi.org/10.1109/LATW.2019.8704586","url":"https://dblp.org/rec/conf/latw/Aponte-MorenoPR19"}, "url":"URL#2241973" }, { "@score":"1", "@id":"2241974", "info":{"authors":{"author":[{"@pid":"218/3053","text":"Alexander Aponte-Moreno"},{"@pid":"97/9034","text":"Felipe Restrepo-Calle"},{"@pid":"330/6849","text":"Cesar Augusto Pedraza"}]},"title":"MiFIT: A Fault Injection Tool to Validate the Reliability of Microprocessors.","venue":"LATS","pages":"1-5","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Aponte-MorenoRP19","doi":"10.1109/LATW.2019.8704578","ee":"https://doi.org/10.1109/LATW.2019.8704578","url":"https://dblp.org/rec/conf/latw/Aponte-MorenoRP19"}, "url":"URL#2241974" }, { "@score":"1", "@id":"2241975", "info":{"authors":{"author":[{"@pid":"181/6812","text":"Ayman A. Atallah"},{"@pid":"60/10783","text":"Ghaith Bany Hamad"},{"@pid":"95/4076","text":"Otmane Aït Mohamed"}]},"title":"Reliability Analysis of TSN Networks Under SEU Induced Soft Error Using Model Checking.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/AtallahHM19","doi":"10.1109/LATW.2019.8704633","ee":"https://doi.org/10.1109/LATW.2019.8704633","url":"https://dblp.org/rec/conf/latw/AtallahHM19"}, "url":"URL#2241975" }, { "@score":"1", "@id":"2241976", "info":{"authors":{"author":[{"@pid":"240/3317","text":"Hassan El Badawi"},{"@pid":"49/2745","text":"Florence Azaïs"},{"@pid":"65/262","text":"Serge Bernard"},{"@pid":"18/5728","text":"Mariane Comte"},{"@pid":"51/4995","text":"Vincent Kerzerho"},{"@pid":"159/1256","text":"Francois Lefevre"}]},"title":"Use of ensemble methods for indirect test of RF circuits: can it bring benefits?","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/BadawiABCKL19","doi":"10.1109/LATW.2019.8704641","ee":"https://doi.org/10.1109/LATW.2019.8704641","url":"https://dblp.org/rec/conf/latw/BadawiABCKL19"}, "url":"URL#2241976" }, { "@score":"1", "@id":"2241977", "info":{"authors":{"author":[{"@pid":"197/9574","text":"Fabio Benevenuti"},{"@pid":"l/FGdLimaKastensmidt","text":"Fernanda Lima Kastensmidt"}]},"title":"Comparing Exhaustive and Random Fault Injection Methods for Configuration Memory on SRAM-based FPGAs.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/BenevenutiK19","doi":"10.1109/LATW.2019.8704647","ee":"https://doi.org/10.1109/LATW.2019.8704647","url":"https://dblp.org/rec/conf/latw/BenevenutiK19"}, "url":"URL#2241977" }, { "@score":"1", "@id":"2241978", "info":{"authors":{"author":[{"@pid":"62/1403","text":"Alberto Bosio"},{"@pid":"61/78","text":"Paolo Bernardi"},{"@pid":"236/3337","text":"Annachiara Ruospo"},{"@pid":"s/ErnestoSanchez","text":"Ernesto Sánchez 0001"}]},"title":"A Reliability Analysis of a Deep Neural Network.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/BosioBR019","doi":"10.1109/LATW.2019.8704548","ee":"https://doi.org/10.1109/LATW.2019.8704548","url":"https://dblp.org/rec/conf/latw/BosioBR019"}, "url":"URL#2241978" }, { "@score":"1", "@id":"2241979", "info":{"authors":{"author":[{"@pid":"25/1043","text":"Alexandre Coelho"},{"@pid":"55/4737","text":"Nacer-Eddine Zergainoh"},{"@pid":"91/912","text":"Raoul Velazco"}]},"title":"NoCFI: A Hybrid Fault Injection Method for Networks-On-Chip.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/CoelhoZV19","doi":"10.1109/LATW.2019.8704559","ee":"https://doi.org/10.1109/LATW.2019.8704559","url":"https://dblp.org/rec/conf/latw/CoelhoZV19"}, "url":"URL#2241979" }, { "@score":"1", "@id":"2241980", "info":{"authors":{"author":[{"@pid":"115/8034","text":"Thiago Santos Copetti"},{"@pid":"37/2286","text":"Tiago R. Balen"},{"@pid":"218/3110","text":"E. Brum"},{"@pid":"240/3314","text":"C. Aquistapace"},{"@pid":"98/3347","text":"Leticia Bolzani Poehls"}]},"title":"A Comparative Study Between FinFET and CMOS-Based SRAMs under Resistive Defects.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/CopettiBBAP19","doi":"10.1109/LATW.2019.8704579","ee":"https://doi.org/10.1109/LATW.2019.8704579","url":"https://dblp.org/rec/conf/latw/CopettiBBAP19"}, "url":"URL#2241980" }, { "@score":"1", "@id":"2241981", "info":{"authors":{"author":[{"@pid":"40/5262","text":"Abhishek Das"},{"@pid":"69/6648","text":"Nur A. Touba"}]},"title":"Online Correction of Hard Errors and Soft Errors via One-Step Decodable OLS Codes for Emerging Last Level Caches.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/DasT19","doi":"10.1109/LATW.2019.8704568","ee":"https://doi.org/10.1109/LATW.2019.8704568","url":"https://dblp.org/rec/conf/latw/DasT19"}, "url":"URL#2241981" }, { "@score":"1", "@id":"2241982", "info":{"authors":{"author":[{"@pid":"192/5753","text":"Harshad Dhotre"},{"@pid":"50/6509","text":"Stephan Eggersglüß"},{"@pid":"d/RolfDrechsler","text":"Rolf Drechsler"}]},"title":"Cluster-based Localization of IR-drop in Test Application considering Parasitic Elements.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/DhotreED19","doi":"10.1109/LATW.2019.8704618","ee":"https://doi.org/10.1109/LATW.2019.8704618","url":"https://dblp.org/rec/conf/latw/DhotreED19"}, "url":"URL#2241982" }, { "@score":"1", "@id":"2241983", "info":{"authors":{"author":[{"@pid":"240/3315","text":"Luiz G. S. Dias"},{"@pid":"199/0523","text":"Carlos J. González"},{"@pid":"240/3322","text":"Fernando J. Boeira"},{"@pid":"37/2286","text":"Tiago R. Balen"}]},"title":"Electromagnetic Immunity Test of Analog-to-Digital Interfaces of a Mixed-Signal Programmable SoC.","venue":"LATS","pages":"1-5","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/DiasGBB19","doi":"10.1109/LATW.2019.8704571","ee":"https://doi.org/10.1109/LATW.2019.8704571","url":"https://dblp.org/rec/conf/latw/DiasGBB19"}, "url":"URL#2241983" }, { "@score":"1", "@id":"2241984", "info":{"authors":{"author":[{"@pid":"80/609","text":"Boyang Du"},{"@pid":"227/4980","text":"Josie E. Rodriguez Condia"},{"@pid":"r/MatteoSonzaReorda","text":"Matteo Sonza Reorda"},{"@pid":"66/3508","text":"Luca Sterpone"}]},"title":"On the evaluation of SEU effects in GPGPUs.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/DuCRS19","doi":"10.1109/LATW.2019.8704643","ee":"https://doi.org/10.1109/LATW.2019.8704643","url":"https://dblp.org/rec/conf/latw/DuCRS19"}, "url":"URL#2241984" }, { "@score":"1", "@id":"2241985", "info":{"authors":{"author":[{"@pid":"169/9304","text":"Raphael Segabinazzi Ferreira"},{"@pid":"85/1892","text":"Jörg Nolte"}]},"title":"Low latency reconfiguration mechanism for fine-grained processor internal functional units.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/FerreiraN19","doi":"10.1109/LATW.2019.8704560","ee":"https://doi.org/10.1109/LATW.2019.8704560","url":"https://dblp.org/rec/conf/latw/FerreiraN19"}, "url":"URL#2241985" }, { "@score":"1", "@id":"2241986", "info":{"authors":{"author":[{"@pid":"59/4458","text":"Pablo A. Ferreyra"},{"@pid":"162/7860","text":"Juan A. Fraire"},{"@pid":"240/3319","text":"Fabian Gomez"},{"@pid":"91/912","text":"Raoul Velazco"},{"@pid":"217/4025-13","text":"Daniel Sánchez 0013"},{"@pid":"240/3303","text":"Dardo Vinas Viscardi"}]},"title":"Delay-Tolerant Wireless Networks on Chip: Preliminary Analysis and Results.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/FerreyraFGVSV19","doi":"10.1109/LATW.2019.8704623","ee":"https://doi.org/10.1109/LATW.2019.8704623","url":"https://dblp.org/rec/conf/latw/FerreyraFGVSV19"}, "url":"URL#2241986" }, { "@score":"1", "@id":"2241987", "info":{"authors":{"author":[{"@pid":"180/6918","text":"Freddy Forero"},{"@pid":"65/675","text":"Jean Marc Gallière"},{"@pid":"08/6904","text":"Michel Renovell"},{"@pid":"c/VIctorHChampac","text":"Víctor H. Champac"}]},"title":"A Semi-analytical Model for Interconnect Open Defects in FinFET Logic Cells.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/ForeroGRC19","doi":"10.1109/LATW.2019.8704612","ee":"https://doi.org/10.1109/LATW.2019.8704612","url":"https://dblp.org/rec/conf/latw/ForeroGRC19"}, "url":"URL#2241987" }, { "@score":"1", "@id":"2241988", "info":{"authors":{"author":[{"@pid":"41/3917","text":"Zhan Gao"},{"@pid":"240/3306","text":"Santosh Malagi"},{"@pid":"11/4438","text":"Erik Jan Marinissen"},{"@pid":"66/6244","text":"Joe Swenton"},{"@pid":"32/6786","text":"Jos Huisken"},{"@pid":"g/KeesGoossens","text":"Kees Goossens"}]},"title":"Defect-Location Identification for Cell-Aware Test.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/GaoMMSHG19","doi":"10.1109/LATW.2019.8704561","ee":"https://doi.org/10.1109/LATW.2019.8704561","url":"https://dblp.org/rec/conf/latw/GaoMMSHG19"}, "url":"URL#2241988" }, { "@score":"1", "@id":"2241989", "info":{"authors":{"author":[{"@pid":"03/901","text":"Vladimir Hahanov"},{"@pid":"23/9671","text":"Wajeb Gharibi"},{"@pid":"14/9668","text":"Eugenia Litvinova"},{"@pid":"19/9829","text":"Svetlana Chumachenko"}]},"title":"Qubit-driven Fault Simulation.","venue":"LATS","pages":"1-7","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/HahanovGLC19","doi":"10.1109/LATW.2019.8704583","ee":"https://doi.org/10.1109/LATW.2019.8704583","url":"https://dblp.org/rec/conf/latw/HahanovGLC19"}, "url":"URL#2241989" }, { "@score":"1", "@id":"2241990", "info":{"authors":{"author":[{"@pid":"197/6165","text":"Daniel H. P. Kraak"},{"@pid":"173/0830","text":"Cemil Cem Gürsoy"},{"@pid":"141/5069","text":"Innocent O. Agbo"},{"@pid":"73/9056","text":"Mottaqiallah Taouil"},{"@pid":"38/6688","text":"Maksim Jenihhin"},{"@pid":"55/6283","text":"Jaan Raik"},{"@pid":"75/4940","text":"Said Hamdioui"}]},"title":"Software-Based Mitigation for Memory Address Decoder Aging.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/KraakGATJRH19","doi":"10.1109/LATW.2019.8704595","ee":"https://doi.org/10.1109/LATW.2019.8704595","url":"https://dblp.org/rec/conf/latw/KraakGATJRH19"}, "url":"URL#2241990" }, { "@score":"1", "@id":"2241991", "info":{"authors":{"author":[{"@pid":"200/2743","text":"Martin Krcma"},{"@pid":"54/4968","text":"Zdenek Kotásek"},{"@pid":"188/5357","text":"Jakub Lojda"}]},"title":"Detecting hard synapses faults in artificial neural networks.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/KrcmaKL19","doi":"10.1109/LATW.2019.8704637","ee":"https://doi.org/10.1109/LATW.2019.8704637","url":"https://dblp.org/rec/conf/latw/KrcmaKL19"}, "url":"URL#2241991" }, { "@score":"1", "@id":"2241992", "info":{"authors":{"author":[{"@pid":"41/3616","text":"Walter J. Lancioni"},{"@pid":"81/1126","text":"Pablo A. Petrashin"},{"@pid":"57/3856","text":"Luis E. Toledo"},{"@pid":"31/9531","text":"Carlos Vazquez"},{"@pid":"222/9360","text":"Juan Luis Castagnola"},{"@pid":"65/6850","text":"Fortunato Carlos Dualibe"}]},"title":"OBT applied to a 2nd order continuous time Feedforward Sigma Delta modulator.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/LancioniPTVCD19","doi":"10.1109/LATW.2019.8704622","ee":"https://doi.org/10.1109/LATW.2019.8704622","url":"https://dblp.org/rec/conf/latw/LancioniPTVCD19"}, "url":"URL#2241992" }, { "@score":"1", "@id":"2241993", "info":{"authors":{"author":[{"@pid":"240/3305","text":"Estevan Lara"},{"@pid":"240/3300","text":"Guilherme Debon"},{"@pid":"199/0628","text":"Roger C. Goerl"},{"@pid":"170/2096","text":"Paulo Ricardo Cechelero Villa"},{"@pid":"240/3304","text":"Dorian Schramm"},{"@pid":"98/3347","text":"Leticia B. Poehls"},{"@pid":"02/4432","text":"Fabian Vargas 0001"}]},"title":"A New Approach to Guarantee Critical Task Schedulability in TDMA-Based Bus Access of Multicore Architecture.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/LaraDGVSPV19","doi":"10.1109/LATW.2019.8704572","ee":"https://doi.org/10.1109/LATW.2019.8704572","url":"https://dblp.org/rec/conf/latw/LaraDGVSPV19"}, "url":"URL#2241993" }, { "@score":"1", "@id":"2241994", "info":{"authors":{"author":[{"@pid":"188/5357","text":"Jakub Lojda"},{"@pid":"152/8994","text":"Jakub Podivinsky"},{"@pid":"54/4968","text":"Zdenek Kotásek"}]},"title":"Reliability Indicators for Automatic Design and Analysis of Fault-Tolerant FPGA Systems.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/LojdaPK19","doi":"10.1109/LATW.2019.8704593","ee":"https://doi.org/10.1109/LATW.2019.8704593","url":"https://dblp.org/rec/conf/latw/LojdaPK19"}, "url":"URL#2241994" }, { "@score":"1", "@id":"2241995", "info":{"authors":{"author":[{"@pid":"240/3312","text":"Matheus Monteiro Mariano"},{"@pid":"92/7665","text":"Érica Ferreira de Souza"},{"@pid":"55/7526","text":"André Takeshi Endo"},{"@pid":"39/841","text":"Nandamudi L. Vijaykumar"}]},"title":"Analyzing graph-based algorithms employed to generate test cases from finite state machines.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/MarianoSEV19","doi":"10.1109/LATW.2019.8704603","ee":"https://doi.org/10.1109/LATW.2019.8704603","url":"https://dblp.org/rec/conf/latw/MarianoSEV19"}, "url":"URL#2241995" }, { "@score":"1", "@id":"2241996", "info":{"authors":{"author":[{"@pid":"161/1705","text":"Douglas Rossi de Melo"},{"@pid":"23/1335","text":"César Albenes Zeferino"},{"@pid":"84/2681","text":"Luigi Dilillo"},{"@pid":"86/4958","text":"Eduardo Augusto Bezerra"}]},"title":"Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/MeloZDB19","doi":"10.1109/LATW.2019.8704580","ee":"https://doi.org/10.1109/LATW.2019.8704580","url":"https://dblp.org/rec/conf/latw/MeloZDB19"}, "url":"URL#2241996" }, { "@score":"1", "@id":"2241997", "info":{"authors":{"author":[{"@pid":"240/3308","text":"Ivan D. Meza-Ibarra"},{"@pid":"c/VIctorHChampac","text":"Víctor H. Champac"},{"@pid":"141/7396","text":"Roberto Gómez-Fuentes"},{"@pid":"211/9216","text":"Jose R. Noriega-Luna"},{"@pid":"131/0512","text":"A. Vera-Marquina"}]},"title":"Identification of Logic Paths Influenced by Severe Coupling Capacitances.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Meza-IbarraCGNV19","doi":"10.1109/LATW.2019.8704636","ee":"https://doi.org/10.1109/LATW.2019.8704636","url":"https://dblp.org/rec/conf/latw/Meza-IbarraCGNV19"}, "url":"URL#2241997" }, { "@score":"1", "@id":"2241998", "info":{"authors":{"author":[{"@pid":"170/0162","text":"Adeboye Stephen Oyeniran"},{"@pid":"33/530","text":"Raimund Ubar"},{"@pid":"38/6688","text":"Maksim Jenihhin"},{"@pid":"173/0830","text":"Cemil Cem Gürsoy"},{"@pid":"55/6283","text":"Jaan Raik"}]},"title":"Mixed-level identification of fault redundancy in microprocessors.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/OyeniranUJGR19","doi":"10.1109/LATW.2019.8704591","ee":"https://doi.org/10.1109/LATW.2019.8704591","url":"https://dblp.org/rec/conf/latw/OyeniranUJGR19"}, "url":"URL#2241998" }, { "@score":"1", "@id":"2241999", "info":{"authors":{"author":[{"@pid":"218/3098","text":"Frank Plasencia-Balabarca"},{"@pid":"218/3084","text":"Edward Mitacc-Meza"},{"@pid":"218/3070","text":"Mario Raffo-Jara"},{"@pid":"75/5343","text":"Carlos Silva Cárdenas"}]},"title":"A Flexible UVM-Based Verification Framework Reusable with Avalon, AHB, AXI and Wishbone Bus Interfaces for an AES Encryption Module.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Plasencia-Balabarca19","doi":"10.1109/LATW.2019.8704549","ee":"https://doi.org/10.1109/LATW.2019.8704549","url":"https://dblp.org/rec/conf/latw/Plasencia-Balabarca19"}, "url":"URL#2241999" }, { "@score":"1", "@id":"2242000", "info":{"authors":{"author":[{"@pid":"152/8994","text":"Jakub Podivinsky"},{"@pid":"188/5357","text":"Jakub Lojda"},{"@pid":"54/4968","text":"Zdenek Kotásek"}]},"title":"Extended Reliability Analysis of Fault-Tolerant FPGA-based Robot Controller.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/PodivinskyLK19","doi":"10.1109/LATW.2019.8704554","ee":"https://doi.org/10.1109/LATW.2019.8704554","url":"https://dblp.org/rec/conf/latw/PodivinskyLK19"}, "url":"URL#2242000" }, { "@score":"1", "@id":"2242001", "info":{"authors":{"author":[{"@pid":"240/3316","text":"Juan M. Alvarez Q."},{"@pid":"307/1461","text":"John A. Sanabria-Ordoñez"},{"@pid":"233/1456","text":"José Isidro García Melo"}]},"title":"Microservices-based architecture for fault diagnosis in tele-rehabilitation equipment operated via Internet.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/QOM19","doi":"10.1109/LATW.2019.8704556","ee":"https://doi.org/10.1109/LATW.2019.8704556","url":"https://dblp.org/rec/conf/latw/QOM19"}, "url":"URL#2242001" }, { "@score":"1", "@id":"2242002", "info":{"authors":{"author":[{"@pid":"240/3323","text":"Cezar Antônio Rigo"},{"@pid":"240/3321","text":"Lucas M. Luza"},{"@pid":"177/2506","text":"Elder Dominghini Tramontin"},{"@pid":"153/0311","text":"Victor M. Goncalves Martins"},{"@pid":"282/4800","text":"Sara Vega Martínez"},{"@pid":"172/3326","text":"Leonardo Kessler Slongo"},{"@pid":"210/9313","text":"Laio Oriel Seman"},{"@pid":"84/2681","text":"Luigi Dilillo"},{"@pid":"02/4432","text":"Fabian Luis Vargas 0001"},{"@pid":"86/4958","text":"Eduardo A. Bezerra"}]},"title":"A Fault-Tolerant Reconfigurable Platform for Communication Modules of Satellites.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/RigoLTMMSSDVB19","doi":"10.1109/LATW.2019.8704551","ee":"https://doi.org/10.1109/LATW.2019.8704551","url":"https://dblp.org/rec/conf/latw/RigoLTMMSSDVB19"}, "url":"URL#2242002" }, { "@score":"1", "@id":"2242003", "info":{"authors":{"author":[{"@pid":"217/4025-13","text":"Daniel Sánchez 0013"},{"@pid":"59/4458","text":"Pablo A. Ferreyra"},{"@pid":"162/7860","text":"Juan A. Fraire"},{"@pid":"240/3319","text":"Fabian Gomez"},{"@pid":"91/912","text":"Raoul Velazco"},{"@pid":"240/3303","text":"Dardo Vinas Viscardi"}]},"title":"A Wireless Embedded System for Measuring the Effects of Ionizing Radiations.","venue":"LATS","pages":"1-6","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/SanchezFFGVV19","doi":"10.1109/LATW.2019.8704607","ee":"https://doi.org/10.1109/LATW.2019.8704607","url":"https://dblp.org/rec/conf/latw/SanchezFFGVV19"}, "url":"URL#2242003" }, { "@score":"1", "@id":"2242004", "info":{"authors":{"author":[{"@pid":"180/6921","text":"Alejandro Serrano-Cases"},{"@pid":"97/9034","text":"Felipe Restrepo-Calle"},{"@pid":"64/3538","text":"Sergio Cuenca-Asensi"},{"@pid":"34/9588","text":"Antonio Martínez-Álvarez"}]},"title":"Softerror mitigation for multi-core processors based on thread replication.","venue":"LATS","pages":"1-5","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/Serrano-CasesRC19","doi":"10.1109/LATW.2019.8704614","ee":"https://doi.org/10.1109/LATW.2019.8704614","url":"https://dblp.org/rec/conf/latw/Serrano-CasesRC19"}, "url":"URL#2242004" }, { "@score":"1", "@id":"2242005", "info":{"authors":{"author":[{"@pid":"131/9620","text":"Karel Szurman"},{"@pid":"54/4968","text":"Zdenek Kotásek"}]},"title":"Coarse-Grained TMR Soft-Core Processor Fault Tolerance Methods and State Synchronization for Run-Time Fault Recovery.","venue":"LATS","pages":"1-4","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/SzurmanK19","doi":"10.1109/LATW.2019.8704639","ee":"https://doi.org/10.1109/LATW.2019.8704639","url":"https://dblp.org/rec/conf/latw/SzurmanK19"}, "url":"URL#2242005" }, { "@score":"1", "@id":"2242006", "info":{"authors":{"author":[{"@pid":"218/3065","text":"Rodrigo Zeli"},{"@pid":"59/3725","text":"Reinaldo Silveira"},{"@pid":"218/3130","text":"Qadeer Qureshi"}]},"title":"SoC Memory Test Optimization using NXP MTR Solutions.","venue":"LATS","pages":"1-5","year":"2019","type":"Conference and Workshop Papers","access":"closed","key":"conf/latw/ZeliSQ19","doi":"10.1109/LATW.2019.8704566","ee":"https://doi.org/10.1109/LATW.2019.8704566","url":"https://dblp.org/rec/conf/latw/ZeliSQ19"}, "url":"URL#2242006" }, { "@score":"1", "@id":"2296437", "info":{"title":"IEEE Latin American Test Symposium, LATS 2019, Santiago, Chile, March 11-13, 2019","venue":"LATS","publisher":"IEEE","year":"2019","type":"Editorship","key":"conf/latw/2019","ee":"https://ieeexplore.ieee.org/xpl/conhome/8700506/proceeding","url":"https://dblp.org/rec/conf/latw/2019"}, "url":"URL#2296437" } ] } } } )