Search dblp for Publications

export results for "toc:db/journals/cal/cal14.bht:"

 download as .bib file

@article{DBLP:journals/cal/0020V15,
  author       = {Jie Chen and
                  Guru Venkataramani},
  title        = {A Hardware-Software Cooperative Approach for Application Energy Profiling},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {5--8},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2323711},
  doi          = {10.1109/LCA.2014.2323711},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/0020V15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/AzrielMW15,
  author       = {Leonid Azriel and
                  Avi Mendelson and
                  Uri C. Weiser},
  title        = {Peripheral Memory: {A} Technique for Fighting Memory Bandwidth Bottleneck},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {54--57},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2319077},
  doi          = {10.1109/LCA.2014.2319077},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/AzrielMW15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/CarlsonNHH15,
  author       = {Trevor E. Carlson and
                  Siddharth Nilakantan and
                  Mark Hempstead and
                  Wim Heirman},
  title        = {Epoch Profiles: Microarchitecture-Based Application Analysis and Optimization},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {30--33},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2329873},
  doi          = {10.1109/LCA.2014.2329873},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/CarlsonNHH15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/DiamantopoulosX15,
  author       = {Dionysios Diamantopoulos and
                  Sotirios Xydis and
                  Kostas Siozios and
                  Dimitrios Soudris},
  title        = {Mitigating Memory-Induced Dark Silicon in Many-Accelerator Architectures},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {136--139},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2015.2410791},
  doi          = {10.1109/LCA.2015.2410791},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/DiamantopoulosX15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/FarahaniAMK15,
  author       = {Amin Farmahini Farahani and
                  Jung Ho Ahn and
                  Katherine Morrow and
                  Nam Sung Kim},
  title        = {{DRAMA:} An Architecture for Accelerated Processing Near Memory},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {26--29},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2333735},
  doi          = {10.1109/LCA.2014.2333735},
  timestamp    = {Tue, 21 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/FarahaniAMK15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/GibertMMC15,
  author       = {Enric Gibert and
                  Ra{\'{u}}l Mart{\'{\i}}nez and
                  Carlos Madriles and
                  Josep M. Codina},
  title        = {Profiling Support for Runtime Managed Code: Next Generation Performance
                  Monitoring Units},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {62--65},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2321398},
  doi          = {10.1109/LCA.2014.2321398},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/GibertMMC15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/GuptaO15,
  author       = {Ujjwal Gupta and
                  {\"{U}}mit Y. Ogras},
  title        = {Constrained Energy Optimizationin Heterogeneous Platforms UsingGeneralized
                  Scaling Models},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {21--25},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2326603},
  doi          = {10.1109/LCA.2014.2326603},
  timestamp    = {Mon, 05 Feb 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/GuptaO15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/KangNGK15,
  author       = {Suk Chan Kang and
                  Chrysostomos Nicopoulos and
                  Ada Gavrilovska and
                  Jongman Kim},
  title        = {Subtleties of Run-Time VirtualAddress Stacks},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {152--155},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2337299},
  doi          = {10.1109/LCA.2014.2337299},
  timestamp    = {Fri, 10 Jul 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/KangNGK15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/KimKLJRG15,
  author       = {Seung{-}Hun Kim and
                  Dohoon Kim and
                  Changmin Lee and
                  Won Seob Jeong and
                  Won Woo Ro and
                  Jean{-}Luc Gaudiot},
  title        = {A Performance-Energy Model to Evaluate Single Thread Execution Acceleration},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {99--102},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2368144},
  doi          = {10.1109/LCA.2014.2368144},
  timestamp    = {Fri, 26 Nov 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/KimKLJRG15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/KimNQ15,
  author       = {Dae{-}Hyun Kim and
                  Prashant J. Nair and
                  Moinuddin K. Qureshi},
  title        = {Architectural Support for Mitigating Row Hammering in {DRAM} Memories},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {9--12},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2332177},
  doi          = {10.1109/LCA.2014.2332177},
  timestamp    = {Tue, 29 Jun 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/KimNQ15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/LeeKKS15,
  author       = {Junghee Lee and
                  Youngjae Kim and
                  Jongman Kim and
                  Galen M. Shipman},
  title        = {Synchronous {I/O} Scheduling of Independent Write Caches for an Array
                  of SSDs},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {79--82},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2298394},
  doi          = {10.1109/LCA.2014.2298394},
  timestamp    = {Mon, 05 Feb 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/LeeKKS15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/LeeKM15,
  author       = {Sungjin Lee and
                  Jihong Kim and
                  Arvind Mithal},
  title        = {Refactored Design of {I/O} Architecture for Flash Storage},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {70--74},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2329423},
  doi          = {10.1109/LCA.2014.2329423},
  timestamp    = {Tue, 07 Feb 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/LeeKM15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/LiaoZLX15,
  author       = {Jianwei Liao and
                  Fengxiang Zhang and
                  Li Li and
                  Guoqiang Xiao},
  title        = {Adaptive Wear-Leveling in Flash-Based Memory},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {1--4},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2329871},
  doi          = {10.1109/LCA.2014.2329871},
  timestamp    = {Fri, 14 Apr 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/LiaoZLX15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/LiuLSHXZL15,
  author       = {Longjun Liu and
                  Chao Li and
                  Hongbin Sun and
                  Yang Hu and
                  Jingmin Xin and
                  Nanning Zheng and
                  Tao Li},
  title        = {Leveraging Heterogeneous Power for Improving Datacenter Efficiency
                  and Resiliency},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {41--45},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2363084},
  doi          = {10.1109/LCA.2014.2363084},
  timestamp    = {Thu, 23 Jun 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/LiuLSHXZL15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/ManatungaLK15,
  author       = {Dilan Manatunga and
                  Joo Hwan Lee and
                  Hyesoon Kim},
  title        = {Hardware Support for Safe Execution of Native Client Applications},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {37--40},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2309601},
  doi          = {10.1109/LCA.2014.2309601},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/ManatungaLK15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/Manohar15,
  author       = {Rajit Manohar},
  title        = {Comparing Stochastic and Deterministic Computing},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {119--122},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2015.2412553},
  doi          = {10.1109/LCA.2015.2412553},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/Manohar15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/MarkovicNUVC15,
  author       = {Nikola Markovic and
                  Daniel Nemirovsky and
                  Osman S. {\"{U}}nsal and
                  Mateo Valero and
                  Adri{\'{a}}n Cristal},
  title        = {Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {160--163},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2357805},
  doi          = {10.1109/LCA.2014.2357805},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/MarkovicNUVC15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/MittalV15,
  author       = {Sparsh Mittal and
                  Jeffrey S. Vetter},
  title        = {{AYUSH:} {A} Technique for Extending Lifetime of {SRAM-NVM} Hybrid
                  Caches},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {115--118},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2355193},
  doi          = {10.1109/LCA.2014.2355193},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/MittalV15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/MohammadiHAD15,
  author       = {Milad Mohammadi and
                  Song Han and
                  Tor M. Aamodt and
                  William J. Dally},
  title        = {On-Demand Dynamic Branch Prediction},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {50--53},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2330820},
  doi          = {10.1109/LCA.2014.2330820},
  timestamp    = {Fri, 20 Nov 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/MohammadiHAD15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/NathanS15,
  author       = {Ralph Nathan and
                  Daniel J. Sorin},
  title        = {Argus-G: Comprehensive, Low-Cost Error Detection for {GPGPU} Cores},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {13--16},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2298391},
  doi          = {10.1109/LCA.2014.2298391},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/NathanS15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/NowatzkiGS15,
  author       = {Tony Nowatzki and
                  Venkatraman Govindaraju and
                  Karthikeyan Sankaralingam},
  title        = {A Graph-Based Program Representation for Analyzing Hardware Specialization
                  Approaches},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {94--98},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2015.2476801},
  doi          = {10.1109/LCA.2015.2476801},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/NowatzkiGS15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/OKSPA15,
  author       = {Seongil O and
                  Sanghyuk Kwon and
                  Young Hoon Son and
                  Yujin Park and
                  Jung Ho Ahn},
  title        = {{CIDR:} {A} Cache Inspired Area-Efficient {DRAM} Resilience Architecture
                  against Permanent Faults},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {17--20},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2324894},
  doi          = {10.1109/LCA.2014.2324894},
  timestamp    = {Tue, 21 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/OKSPA15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/PekhimenkoBOMMK15,
  author       = {Gennady Pekhimenko and
                  Evgeny Bolotin and
                  Mike O'Connor and
                  Onur Mutlu and
                  Todd C. Mowry and
                  Stephen W. Keckler},
  title        = {Toggle-Aware Compression for GPUs},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {164--168},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2015.2430853},
  doi          = {10.1109/LCA.2015.2430853},
  timestamp    = {Sun, 02 Oct 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/PekhimenkoBOMMK15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/PoluriL15,
  author       = {Pavan Poluri and
                  Ahmed Louri},
  title        = {A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core
                  Systems},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {107--110},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2360686},
  doi          = {10.1109/LCA.2014.2360686},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/PoluriL15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/PorembaZ015,
  author       = {Matthew Poremba and
                  Tao Zhang and
                  Yuan Xie},
  title        = {NVMain 2.0: {A} User-Friendly Memory Simulator to Model (Non-)Volatile
                  Memory Systems},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {140--143},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2015.2402435},
  doi          = {10.1109/LCA.2015.2402435},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/PorembaZ015.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/PowerHOHW15,
  author       = {Jason Power and
                  Joel Hestness and
                  Marc S. Orr and
                  Mark D. Hill and
                  David A. Wood},
  title        = {gem5-gpu: {A} Heterogeneous {CPU-GPU} Simulator},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {34--36},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2299539},
  doi          = {10.1109/LCA.2014.2299539},
  timestamp    = {Sun, 25 Jul 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/PowerHOHW15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/RodopoulosCS15,
  author       = {Dimitrios Rodopoulos and
                  Francky Catthoor and
                  Dimitrios Soudris},
  title        = {Tackling Performance Variability Due to {RAS} Mechanisms with PID-Controlled
                  {DVFS}},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {156--159},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2385713},
  doi          = {10.1109/LCA.2014.2385713},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/RodopoulosCS15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/SeoMLS15,
  author       = {Bon{-}Keun Seo and
                  Seungryoul Maeng and
                  Joonwon Lee and
                  Euiseong Seo},
  title        = {{DRACO:} {A} Deduplicating {FTL} for Tangible Extra Capacity},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {123--126},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2350984},
  doi          = {10.1109/LCA.2014.2350984},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/SeoMLS15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/SeshadriHBLKMGM15,
  author       = {Vivek Seshadri and
                  Kevin Hsieh and
                  Amirali Boroumand and
                  Donghyuk Lee and
                  Michael A. Kozuch and
                  Onur Mutlu and
                  Phillip B. Gibbons and
                  Todd C. Mowry},
  title        = {Fast Bulk Bitwise {AND} and {OR} in {DRAM}},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {127--131},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2015.2434872},
  doi          = {10.1109/LCA.2015.2434872},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/SeshadriHBLKMGM15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/ShiHK15,
  author       = {Qingchuan Shi and
                  Henry Hoffmann and
                  Omer Khan},
  title        = {A Cross-Layer Multicore Architecture to Tradeoff Program Accuracy
                  and Resilience Overheads},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {85--89},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2365204},
  doi          = {10.1109/LCA.2014.2365204},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/ShiHK15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/ShoaibW15,
  author       = {Muhammad Shoaib Bin Altaf and
                  David A. Wood},
  title        = {LogCA: {A} Performance Model for Hardware Accelerators},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {132--135},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2360182},
  doi          = {10.1109/LCA.2014.2360182},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/ShoaibW15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/SongMY15,
  author       = {William J. Song and
                  Saibal Mukhopadhyay and
                  Sudhakar Yalamanchili},
  title        = {Architectural Reliability: Lifetime Reliability Characterization and
                  Management ofMany-Core Processors},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {103--106},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2340873},
  doi          = {10.1109/LCA.2014.2340873},
  timestamp    = {Thu, 14 Oct 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/SongMY15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/VandierendonckH15,
  author       = {Hans Vandierendonck and
                  Ahmad Hassan and
                  Dimitrios S. Nikolopoulos},
  title        = {On the Energy-Efficiency of Byte-Addressable Non-Volatile Memory},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {144--147},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2355195},
  doi          = {10.1109/LCA.2014.2355195},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/VandierendonckH15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/WangY0DC15,
  author       = {Zhaoguo Wang and
                  Han Yi and
                  Ran Liu and
                  Mingkai Dong and
                  Haibo Chen},
  title        = {Persistent Transactional Memory},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {58--61},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2329832},
  doi          = {10.1109/LCA.2014.2329832},
  timestamp    = {Fri, 10 Sep 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/WangY0DC15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/WangZLQ15,
  author       = {Rui Wang and
                  Wangyuan Zhang and
                  Tao Li and
                  Depei Qian},
  title        = {Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {46--49},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2298412},
  doi          = {10.1109/LCA.2014.2298412},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/WangZLQ15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/XiaoYZ15,
  author       = {Canwen Xiao and
                  Yue Yang and
                  Jianwen Zhu},
  title        = {A Sufficient Condition for Deadlock-Free Adaptive Routing in Mesh
                  Networks},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {111--114},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2363829},
  doi          = {10.1109/LCA.2014.2363829},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/XiaoYZ15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/YavitsKMG15,
  author       = {Leonid Yavits and
                  Shahar Kvatinsky and
                  Amir Morad and
                  Ran Ginosar},
  title        = {Resistive Associative Processor},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {148--151},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2374597},
  doi          = {10.1109/LCA.2014.2374597},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/YavitsKMG15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/YouC15,
  author       = {Daecheol You and
                  Ki{-}Seok Chung},
  title        = {Quality of Service-Aware Dynamic Voltage and Frequency Scaling for
                  Embedded GPUs},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {66--69},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2319079},
  doi          = {10.1109/LCA.2014.2319079},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/YouC15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/YuanJZ15,
  author       = {Fengkai Yuan and
                  Zhenzhou Ji and
                  Suxia Zhu},
  title        = {Set-Granular Regional Distributed Cooperative Caching},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {1},
  pages        = {75--78},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2319258},
  doi          = {10.1109/LCA.2014.2319258},
  timestamp    = {Sun, 15 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/cal/YuanJZ15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cal/ZhengWL15,
  author       = {Zhong Zheng and
                  Zhiying Wang and
                  Mikko H. Lipasti},
  title        = {Adaptive Cache and Concurrency Allocation on GPGPUs},
  journal      = {{IEEE} Comput. Archit. Lett.},
  volume       = {14},
  number       = {2},
  pages        = {90--93},
  year         = {2015},
  url          = {https://doi.org/10.1109/LCA.2014.2359882},
  doi          = {10.1109/LCA.2014.2359882},
  timestamp    = {Wed, 02 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/cal/ZhengWL15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics