Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

M. H. Vasantha

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Pranose J. Edavoor

> Home > Persons > M. H. Vasantha

Publications

2022
[c41]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/RaveendranEKV22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/RaveendranEKV22
Sithara Raveendran, Pranose J. Edavoor, Y. B. Nithin Kumar, M. H. Vasantha:
On The Design Of Rationalised Bi-orthogonal Wavelet Using Reversible Logic. ISCAS 2022: 3428-3432
2021
[j18]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/access/RaveendranEBV21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/RaveendranEBV21
Sithara Raveendran, Pranose J. Edavoor, Nithin Kumar Yernad Balachandra, M. H. Vasantha:
Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic. IEEE Access 9: 108119-108130 (2021)
2020
[j14]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/access/RaveendranEKV20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/RaveendranEKV20
Sithara Raveendran, Pranose J. Edavoor, Nithin Y. B. Kumar, M. H. Vasantha:
An Approximate Low-Power Lifting Scheme Using Reversible Logic. IEEE Access 8: 183367-183377 (2020)
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/iet-ipr/RaveendranEBH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-ipr/RaveendranEBH20
Sithara Raveendran, Pranose J. Edavoor, Nithin Kumar Yernad Balachandra, Vasantha Moodabettu Harishchandra:
Design and implementation of image kernels using reversible logic gates. IET Image Process. 14(16): 4110-4121 (2020)
[c32]
- view
  authority control:
- export record
  dblp key:
  - conf/mwscas/RaveendranEBV20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/RaveendranEBV20
Sithara Raveendran, Pranose J. Edavoor, Nithin Kumar Y. B., M. H. Vasantha:
Reversible Logic Implementation of Image Denoising for Grayscale Images. MWSCAS 2020: 138-141
2018
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/tencon/RaveendranEKV18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tencon/RaveendranEKV18
Sithara Raveendran, Pranose J. Edavoor, Nithin Y. B. Kumar, M. H. Vasantha:
Design and Implementation of Reversible Logic based RGB to Gray scale Color Space Converter. TENCON 2018: 1813-1817
2016
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/icccnt/EdavoorRVPNV16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icccnt/EdavoorRVPNV16
Pranose J. Edavoor, Sithara Raveendran, Arjun T. V., Sumesh K. P., Kumar Y. B. Nithin, M. H. Vasantha:
FPGA realisation of PSNR and BPP driven Adaptive Compression and Encryption Algorithm for RGB Images. ICCCNT 2016: 35:1-35:6

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.