default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDM. H. Vasantha
- > Home > Persons > M. H. Vasantha
Publications
- 2024
[j20]K. G. Shreeharsha
, Siddharth R. K., M. H. Vasantha, Kumar Y. B. Nithin:
An Error Bound Particle Swarm Optimization for Analog Circuit Sizing. IEEE Access 12: 50126-50136 (2024)- 2023
- [j19]K. G. Shreeharsha, Siddharth R. K., M. H. Vasantha, Y. B. Nithin Kumar:
Partition Bound Random Number-Based Particle Swarm Optimization for Analog Circuit Sizing. IEEE Access 11: 123577-123588 (2023) - [c44]R. D. Balaji, Siddharth R. K., Sanmitra Bharat Naik, Y. B. Nithin Kumar, M. H. Vasantha, Edoardo Bonizzoni:
A 11-ns, 3.85-fJ, Deep Sub-threshold, Energy Efficient Level Shifter in 65-nm CMOS. ISCAS 2023: 1-5 - [c43]Darshan Halliyavar, Siddharth R. K., Vasantha M. H., Nithin Kumar Y. B., Sithara Raveendran:
Approximate Three-Operand Binary Adder for Error-Resilient Applications. iSES 2023: 287-291 - [c42]Rupesh D. Kadhao, Siddharth R. K., Nithin Kumar Y. B., Vasantha M. H., Devesh Dwivedi:
A 2.5 GHz, 1-Kb SRAM with Auxiliary Circuit Assisted Sense Amplifier in 65-nm CMOS Process. VLSID 2023: 1-6 - 2021
- [c40]Peta Guruprakashkumar, Siddharth R. K., Nithin Kumar Y. B., Vasantha M. H., Edoardo Bonizzoni:
A 1-V, 5-Bit, 180-µW, Differential Pulse Position Modulation ADC in 65-nm CMOS Process. ISCAS 2021: 1-5 - [c38]Shiv Chandra Kumar, Siddharth R. K., Nithin Kumar Y. B., M. H. Vasantha:
A 1-V, 10-bit, 250 MS/s, Current-Steering Segmented DAC for Video Applications. ISVLSI 2021: 19-24 - [c37]Sanmitra Bharat Naik, Siddharth R. K., Anirban Chatterjee, Kumar Y. B. Nithin, M. H. Vasantha, Ramnath Kini:
A 1 V Double-Balanced Mixer for 2.4-2.5 GHz ISM Band Applications. VLSID 2021: 252-257 - 2020
- [j13]Siddharth Rajkumar Kala, Sushma Chandaka, Nithin Kumar Yernad Balachandra, Vasantha Moodabettu Harishchandra, Edoardo Bonizzoni:
6.25 GHz, 1 mV input resolution auxiliary circuit assisted comparator in 65 nm CMOS process. IET Circuits Devices Syst. 14(3): 340-346 (2020) - [j9]Siddharth R. K., Nithin Y. B. Kumar, M. H. Vasantha:
Power Saving Scheme for Process Corner Calibrated Standard Cell Based Flash ADC in Wireless Surveillance Applications. SN Comput. Sci. 1(6): 310 (2020) - [j8]Siddharth R. K., Y. Jaya Satyanarayana, Nithin Y. B. Kumar, M. H. Vasantha, Edoardo Bonizzoni:
A 1-V, 3-GHz Strong-Arm Latch Voltage Comparator for High Speed Applications. IEEE Trans. Circuits Syst. 67-II(12): 2918-2922 (2020) - [c36]Nitish Kumar, Siddharth R. K., Nithin Y. B. Kumar, M. H. Vasantha:
A 1 V, 39 μ W, 5-bit Multi-Level Comparator based Flash ADC. iSES 2020: 167-170 - [c35]Tejas J. Shahane, Siddharth R. K., Kumar Y. B. Nithin, Vasantha M. H.:
A 1.8 V, Mode-Configurable Hybrid Smart ADC. iSES 2020: 216-220 - [c34]Sanmitra Bharat Naik, Siddharth R. K., Anirban Chatterjee, Nithin Kumar Y. B., M. H. Vasantha, Ramnath Kini:
A 1.8 V Quadrature Phase LC Oscillator for 5G Applications. iSES 2020: 277-280 - [c33]Suraj Dohar, Siddharth R. K., Vasantha M. H., Nithin Kumar Y. B.:
A Novel Single Event Upset Tolerant 12T Memory Cell for Aerospace Applications. ISVLSI 2020: 48-53 - [c31]Sanmitra Bharat Naik, Siddharth R. K., Anirban Chatterjee, Nithin Kumar Y. B., Vasantha M. H., Ramnath Kini:
A Wideband 12 Phase Ring Oscillator for 5G Applications. MWSCAS 2020: 885-888 - 2019
- [c30]Pradeep R., Siddharth R. K., Nithin Kumar Yernad Balachandra, Vasantha Moodabettu Harishchandra:
Process Corner Calibration for Standard Cell Based Flash ADC. iSES 2019: 195-200 - [c29]Rahul E., Siddharth R. K., Vivek Sharma, M. H. Vasantha, Nithin Kumar Yernad Balachandra:
Two-Step Flash ADC Using Standard Cell Based Flash ADCs. iSES 2019: 292-295 - [c28]Sunil R., Siddharth R. K., Nithin Y. B. Kumar, M. H. Vasantha:
An Asynchronous Analog to Digital Converter for Video Camera Applications. ISVLSI 2019: 175-180 - 2018
- [c23]Siddharth R. K., Kumar Y. B. Nithin, M. H. Vasantha, Edoardo Bonizzoni:
A Low-Power Auxiliary Circuit for Level-Crossing ADCs in IoT-Sensor Applications. ISCAS 2018: 1-5 - [c21]Chetan Kamble, Siddharth R. K., Shivnarayan Patidar, M. H. Vasantha, Nithin Y. B. Kumar:
Design of Area-Power-Delay Efficient Square Root Carry Select Adder. iSES 2018: 80-85 - [c19]Siddharth R. K., Sunil R., Nithin Y. B. Kumar, M. H. Vasantha, Edoardo Bonizzoni:
An Asynchronous Analog to Digital Converter for Surveillance Camera Applications. ISVLSI 2018: 164-169 - 2017
- [c11]Sumit Khalapure, Siddharth R. K., Kumar Y. B. Nithin, M. H. Vasantha:
Design of 5-Bit Flash ADC Using Multiple Input Standard Cell Gates for Large Input Swing. ISVLSI 2017: 585-588 - [c9]S. M. Mayur, Siddharth R. K., Kumar Y. B. Nithin, M. H. Vasantha:
Design of Low Power 4-Bit 400MS/s Standard Cell Based Flash ADC. ISVLSI 2017: 600-603 - 2016
- [c4]S. M. Mayur, Siddharth R. K., Kumar Y. B. Nithin, M. H. Vasantha:
Design of Low Power 5-Bit Hybrid Flash ADC. ISVLSI 2016: 343-348
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-05-06 20:25 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
