![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
ARC 2014: Vilamoura, Portugal
- Diana Goehringer, Marco Domenico Santambrogio
, João M. P. Cardoso
, Koen Bertels:
Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium, ARC 2014, Vilamoura, Portugal, April 14-16, 2014. Proceedings. Lecture Notes in Computer Science 8405, Springer 2014, ISBN 978-3-319-05959-4
Regular Papers
- Neil Scicluna, Christos-Savvas Bouganis
:
FPGA-Based Parallel DBSCAN Architecture. 1-12 - Karim M. Abdellatif, Roselyne Chotin-Avot, Habib Mehrez:
FPGA-Based High Performance AES-GCM Using Efficient Karatsuba Ofman Algorithm. 13-24 - Pascal Sasdrich
, Tim Güneysu
:
Efficient Elliptic-Curve Cryptography Using Curve25519 on Reconfigurable Devices. 25-36 - Yuhui Bai, Syed Zahid Ahmed, Bertrand Granado:
Accelerating Heap-Based Priority Queue in Image Coding Application Using Parallel Index-Aware Tree Access. 37-48 - Rui Policarpo Duarte, Christos-Savvas Bouganis
:
A Unified Framework for Over-Clocking Linear Projections on FPGAs under PVT Variation. 49-60 - Alexander Wold, Andreas Agne, Jim Tørresen:
Relocatable Hardware Threads in Run-Time Reconfigurable Systems. 61-72 - Eddie Hung, Jeffrey B. Goeders, Steven J. E. Wilton:
Faster FPGA Debug: Efficiently Coupling Trace Instruments with User Circuitry. 73-84 - Karel Heyse, Dirk Stroobandt, Oliver Kadlcek, Oliver Pell:
On the Impact of Replacing a Low-Speed Memory Bus on the Maxeler Platform, Using the FPGA's Configuration Infrastructure. 85-96 - Carsten Tradowsky, Martin Schreiber, Malte Vesper, Ivan Domladovec, Maximilian Braun, Hans-Joachim Bungartz, Jürgen Becker
:
Towards Dynamic Cache and Bandwidth Invasion. 97-107 - Tassadaq Hussain, Oscar Palomar
, Osman S. Ünsal, Adrián Cristal, Eduard Ayguadé, Mateo Valero
, Amna Haider:
Stand-Alone Memory Controller for Graphics System. 108-120 - Joonseok Park, Pedro C. Diniz:
Evaluating High-Level Program Invariants Using Reconfigurable Hardware. 121-132 - Enrique Sedano, Daniel Ménard, Juan A. López
:
Automated Data Flow Graph Partitioning for a Hierarchical Approach to Wordlength Optimization. 133-143 - Tobias Kenter, Gavin Vaz, Christian Plessl
:
Partitioning and Vectorizing Binary Applications for a Reconfigurable Vector Computer. 144-155 - Takashi Yoza, Minoru Watanabe:
Enhanced Radiation Tolerance of an Optically Reconfigurable Gate Array by Exploiting an Inversion/Non-inversion Implementation. 156-166 - Andreas Engel, Andreas Koch:
Hardware-Accelerated Data Compression in Low-Power Wireless Sensor Networks. 167-178 - Zdravko Panjkov, Juergen Haas, Martin Aigner, Herbert Rosmanith, Tianlun Liu, Roland Poppenreiter, Andreas Wasserbauer, Richard Hagelauer:
OCP2XI Bridge: An OCP to AXI Protocol Bridge. 179-190
Short Papers
- Kaoru Hamasaki, Keisuke Dohi, Yuichiro Shibata, Kiyoshi Oguri:
FPGA Implementation of a Video Based Abnormal Action Detection System with Real-Time Cubic Higher Order Local Auto-Correlation Analysis. 191-196 - Pascal Schleuniger, Sven Karlsson
:
A Synthesizable Multicore Platform for Microwave Imaging. 197-204 - Jalal Khalifat, Ali Ebrahim, Tughrul Arslan:
An Efficient Implementation of the Adams-Hamilton's Demosaicing Algorithm in FPGAs. 205-212 - Pablo Calleja, Gabriel Caffarena
, Ana Iriarte:
FPGA Design of Delay-Based Digital Effects for Electric Guitar. 213-218 - Rinse Wester, Jan Kuper:
Design Space Exploration of a Particle Filter Using Higher-Order Functions. 219-226 - Jie Li, Amin Salighehdar, Narayan Ganesan:
Simulation of Complex Biochemical Pathways in 3D Process Space via Heterogeneous Computing Platform: Preliminary Results. 227-232 - Taimour Wehbe, Xiaofang Wang:
Efficient Buffer Design and Implementation for Wormhole Routers on FPGAs. 233-239 - Christopher Pöpper, Oliver Mischke, Tim Güneysu
:
MicroACP - A Fast and Secure Reconfigurable Asymmetric Crypto-Processor - -Overhead Evaluation of Side-Channel Countermeasures-. 240-247 - Ihsen Alouani
, Mazen A. R. Saghir, Smaïl Niar:
ARABICA: A Reconfigurable Arithmetic Block for ISA Customization. 248-253 - B. Chagun Basha, Stanislaw J. Piestrak, Sébastien Pillement:
Built-in 3-Dimensional Hamming Multiple-Error Correcting Scheme to Mitigate Radiation Effects in SRAM-Based FPGAs. 254-261 - Jecel Mattos de Assumpção Jr., Merik Voswinkel, Eduardo Marques
:
Adapting Processor Grain via Reconfiguration. 262-267 - Max Ferger, Michael Hübner:
Instruction Set Optimization for Application Specific Processors. 268-274 - Anja Niedermeier, Jan Kuper, Gerard J. M. Smit:
A Dataflow Inspired Programming Paradigm for Coarse-Grained Reconfigurable Arrays. 275-282 - Sebastian Meisner, Marco Platzner
:
Thread Shadowing: Using Dynamic Redundancy on Hybrid Multi-cores for Error Detection. 283-290 - Ali Asghar, Husain Parvez:
Diffusion-Based Placement Algorithm for Reducing High Interconnect Demand in Congested Regions of FPGAs. 291-297 - Umar Ibrahim Minhas, Samuel Bayliss, George A. Constantinides:
GPU vs FPGA: A Comparative Analysis for Non-standard Precision. 298-305 - Chao Wang, Xi Li, Huizhen Zhang, Liang Shi, Xuehai Zhou:
Instruction Extension and Generation for Adaptive Processors. 306-311
Special Session Papers
- Ioannis Sourdis, Christos Strydis
, Antonino Armato, Christos-Savvas Bouganis
, Babak Falsafi, Georgi Nedeltchev Gaydadjiev
, Sebastián Isaza, Alirad Malek, R. Mariani, Samuel N. Pagliarini
, Dionisios N. Pnevmatikatos
, Dhiraj K. Pradhan, Gerard K. Rauwerda, Robert M. Seepers, Rishad Ahmed Shafik, Georgios Smaragdos
, Dimitris Theodoropoulos, Stavros Tzilis, Michalis Vavouras:
DeSyRe: On-Demand Adaptive and Reconfigurable Fault-Tolerant SoCs. 312-317 - Dionisios N. Pnevmatikatos
, Tobias Becker
, Andreas Brokalakis, Georgi Nedeltchev Gaydadjiev
, Wayne Luk, Kyprianos Papadimitriou
, Ioannis Papaefstathiou
, Danilo Pau, Oliver Pell, Christian Pilato
, Marco D. Santambrogio, Donatella Sciuto, Dirk Stroobandt:
Effective Reconfigurable Design: The FASTER Approach. 318-323 - José Gabriel F. Coutinho, Oliver Pell, Eoghan O'Neill, Peter Sanders, John McGlone, Paul Grigoras, Wayne Luk, Carmelo Ragusa:
HARNESS Project: Managing Heterogeneous Computing Resources for a Cloud Platform. 324-329 - Jürgen Becker
, Thomas Bruckschlögl, Oliver Oey, Timo Stripf, George Goulas, Nick Raptis, Christos Valouxis, Panayiotis Alefragis
, Nikolaos S. Voros, Christos Gogos
:
Profile-Guided Compilation of Scilab Algorithms for Multiprocessor Systems. 330-336 - Gianluca Durelli, Marcello Coppola, Karim Djafarian, George Kornaros
, Antonio Miele
, Michele Paolino, Oliver Pell, Christian Plessl
, Marco D. Santambrogio, Cristiana Bolchini:
SAVE: Towards Efficient Resource Management in Heterogeneous System Architectures. 337-344 - Giuseppe Massari
, Edoardo Paone, Michele Scandale, Patrick Bellasi, Gianluca Palermo
, Vittorio Zaccaria, Giovanni Agosta
, William Fornaciari
, Cristina Silvano
:
Data Parallel Application Adaptivity and System-Wide Resource Management in Many-Core Architectures. 345-352
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.