![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
25th DDECS 2022: Prague, Czech Republic
- 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2022, Prague, Czech Republic, April 6-8, 2022. IEEE 2022, ISBN 978-1-6654-9431-1
- Rolf Drechsler
, Alireza Mahzoon, Mehran Goli:
Towards Polynomial Formal Verification of Complex Arithmetic Circuits. 1-6 - Cristiana Bolchini, Alberto Bosio, Luca Cassano, Bastien Deveautour, Giorgio Di Natale, Antonio Miele, Ian O'Connor, Elena Ioana Vatajelu:
Dependability of Alternative Computing Paradigms for Machine Learning: hype or hope? 7-13 - Milan Funck, Vladimir Herdt, Rolf Drechsler
:
Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions. 14-19 - Weiyan Zhang, Mehran Goli, Rolf Drechsler
:
Early Performance Estimation of Embedded Software on RISC-V Processor using Linear Regression. 20-25 - Noura Ait Manssour, Vianney Lapôtre, Guy Gogniat
, Arnaud Tisserand:
Processor Extensions for Hardware Instruction Replay against Fault Injection Attacks. 26-31 - Zaheer Tabassam, Syed Rameez Naqvi, Andreas Steininger
:
AµFLIPS: An Asynchronous Microprocessor With FLexIbly-timed Pipeline Stages. 32-37 - Mario Barbareschi, Alberto Bosio, Ian O'Connor, Petr Fiser, Marcello Traiola
:
A Design Space Exploration Framework for Memristor-Based Crossbar Architecture. 38-43 - Jan Klhufek
, Vojtech Mrazek:
ArithsGen: Arithmetic Circuit Generator for Hardware Accelerators. 44-47 - Antonios Banos
, Yannick Verbelen, Suresh Kaluvan, Chris Hutson, Matthew Ryan Tucker, Tom B. Scott:
Hexapod robotic system for indoor neutron and gamma radiation mapping and inspection. 48-53 - David Maljar, Daniel Arbet, Martin Kovác
, Róbert Ondica, Viera Stopjaková:
Autocalibration Approach for Improving Robustness of Analog ICs. 54-59 - Richard Ravasz, Adam Hudec, Daniel Arbet, Viera Stopjaková:
On-Chip Current Sensing Approaches for DC-DC Converters. 64-67 - Levent Aksoy, Alexander Hepp, Johanna Baehr
, Samuel Pagliarini:
Hardware Obfuscation of Digital FIR Filters. 68-73 - Troya Çagil Köylü, Luíza C. Garaffa, Cezar Reinbrecht
, Mahdi Zahedi, Said Hamdioui, Mottaqiallah Taouil:
Exploiting PUF Variation to Detect Fault Injection Attacks. 74-79 - Vít Masek, Martin Novotný:
Versatile Hardware Framework for Elliptic Curve Cryptography. 80-83 - Matús Oleksák, Vojtech Miskovský:
Correlation Power Analysis of SipHash. 84-87 - Josef Strnadel:
Analyzing Dynamic Aspects of AxC Systems by Means of Statistical Model Checking. 88-93 - Maciej J. Ciesielski, Atif Yasin, Jiteshri Dasari:
Functional Verification of Arithmetic Circuits: Survey of Formal Methods. 94-99 - Florian Huemer, Robert Najvirt, Andreas Steininger
:
On SAT-Based Model Checking of Speed-Independent Circuits. 100-105 - Salah Daddinounou, Elena Ioana Vatajelu:
Synaptic Control for Hardware Implementation of Spike Timing Dependent Plasticity. 106-111 - Ashton Snelgrove, Pierre-Emmanuel Gaillardon:
Programmable logic elements using multigate ambipolar transistors. 112-117 - Gerold Fink, Medina Hamidovic, Werner Haselmayr, Robert Wille:
A Concept Towards Pressure-Controlled Microfluidic Networks. 118-123 - Roshwin Sengupta, Ilia Polian, John P. Hayes:
Stochastic Computing Architectures for Lightweight LSTM Neural Networks. 124-129 - Owen Hoffend, John P. Hayes:
Analyzing Multilevel Stochastic Circuits using Correlation Matrices. 130-135 - Annachiara Ruospo
, Gabriele Gavarini, Ilaria Bragaglia, Marcello Traiola
, Alberto Bosio, Ernesto Sánchez:
Selective Hardening of Critical Neurons in Deep Neural Networks. 136-141 - Alessandro Veronesi
, Francesco Dall'Occo, Davide Bertozzi, Michele Favalli, Milos Krstic
:
Exploring Software Models for the Resilience Analysis of Deep Learning Accelerators: the NVDLA Case Study. 142-147 - Yannick Verbelen, Antonios Banos
, Tom B. Scott:
Fault Tolerant Synchronous Multi-Channel Buck Converter for Nuclear Inspection Instruments. 148-153 - Patrick Karl
, Tim Fritzmann, Georg Sigl:
Hardware Accelerated FrodoKEM on RISC-V. 154-159 - Kemal Çaglar Coskun
, Muhammad Hassan, Rolf Drechsler
:
Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters. 160-165 - Christopher A. Metz
, Mehran Goli, Rolf Drechsler
:
ML-based Power Estimation of Convolutional Neural Networks on GPGPUs. 166-171 - Luca Cassano, Elia Lazzeri, Nikita Litovchenko, Giorgio Di Natale:
On the optimization of Software Obfuscation against Hardware Trojans in Microprocessors. 172-177
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.