default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHOST 2008: Anaheim, CA, USA
- Mohammad Tehranipoor, Jim Plusquellic:
IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2008, Anaheim, CA, USA, June 9, 2008. Proceedings. IEEE Computer Society 2008, ISBN 978-1-4244-2401-6
Keynote address
- Dean Collins:
TRUST in Integrated Circuits and 3rd Party IP. 1
Session 1: Trojan Detection Methods
- Reza M. Rad, Jim Plusquellic, Mohammad Tehranipoor:
Sensitivity Analysis to Hardware Trojans using Power Supply Transient Signals. 3-7 - Jie Li, John C. Lach:
At-Speed Delay Characterization for IC Authentication and Trojan Horse Detection. 8-14 - Xiaoxiao Wang, Mohammad Tehranipoor, Jim Plusquellic:
Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions. 15-19
Session 2: Side-channel Attacks and Countermeasures
- Zhimin Chen, Patrick Schaumont
:
Slicing Up a Perfect Hardware Masking Scheme. 21-25 - Sylvain Guilley, Sumanta Chaudhuri, Jean-Luc Danger, Laurent Sauvage, Philippe Hoogvorst, Maxime Nassar, Tarik Graba, Vinh-Nga Vong:
Place-and-Route Impact on the Security of DPL Designs in FPGAs. 26-32 - Eric Menendez, Ken Mai:
A High-Performance, Low-Overhead, Power-Analysis-Resistant, Single-Rail Logic Style. 33-36
Session 3: Invited Presentation
- Kevin Schutz:
The Role of Platform Integrity in Trustworthy Systems. 37-37
Session 4: Hardware Trojans
- Mainak Banga, Michael S. Hsiao:
A Region Based Approach for the Identification of Hardware Trojans. 40-47 - Rajat Subhra Chakraborty, Somnath Paul, Swarup Bhunia:
On-Demand Transparency for Improving Hardware Trojan Detectability. 48-50 - Yier Jin, Yiorgos Makris:
Hardware Trojan Detection Using Path Delay Fingerprint. 51-57
Session 5: IP piracy protection, CAD tool security and PUFs
- Tom Kean, David McLaren, Carol Marsh:
Verifying the Authenticity of Chip Designs with the DesignTag System. 59-64 - Jarrod A. Roy, Farinaz Koushanfar, Igor L. Markov:
Circuit CAD Tools as a Security Threat. 65-66 - Sandeep S. Kumar, Jorge Guajardo, Roel Maes, Geert Jan Schrijen, Pim Tuyls:
The Butterfly PUF: Protecting IP on every FPGA. 67-70
Session 6: Cryptography and Securing Hardware
- Junfeng Fan, Ingrid Verbauwhede:
Unified Digit-Serial Multiplier and Inverter in Finite Field GF(2m). 72-75 - Jiawei Huang, John C. Lach:
IC Activation and User Authentication for Security-Sensitive Systems. 76-80
Poster Session
- Miron Abramovic:
A Solution for On-Line TRUST Validation. 100-100 - Yousra Alkabani, Farinaz Koushanfar:
Designer's Hardware Trojan Horse. 82-83 - Johann Großschädl, Tobias Vejda, Dan Page:
Reassessing the TCG Specifications for Trusted Computing in Mobile and Embedded Systems. 84-90 - Ted Huffmire, Jonathan Valamehr, Timothy Sherwood, Ryan Kastner, Timothy E. Levin, Thuy D. Nguyen, Cynthia E. Irvine:
Trustworthy System Security through 3-D Integrated Hardware. 91-92 - Malcolm Taylor, Chi-En Daniel Yin, Min Wu, Gang Qu:
A Hardware-Assisted Data Hiding Based Approach in Building High-Performance Trusted Computing Systems. 93-96 - Francis G. Wolff, Christos A. Papachristou:
An Embedded Flash Memory Vault for Software Trojan Protection. 97-99
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 22:07 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
