default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDRC 2017: Kolkata, India
- Iain Phillips, Hafizur Rahaman:
Reversible Computation - 9th International Conference, RC 2017, Kolkata, India, July 6-7, 2017, Proceedings. Lecture Notes in Computer Science 10301, Springer 2017, ISBN 978-3-319-59935-9
Invited Paper
- Martin Roetteler
:
Tools for Quantum and Reversible Circuit Compilation. 3-16
Foundations
- Michael P. Frank:
Foundations of Generalized Reversible Computing. 19-34 - Markus Holzer, Martin Kutrib:
Reversible Nondeterministic Finite Automata. 35-51 - Ayrat Galisultanov, Yann Perrin, Hervé Fanet, Gaël Pillonnet:
Capacitive-Based Adiabatic Logic. 52-65 - Tue Haulund, Torben Ægidius Mogensen, Robert Glück:
Implementing Reversible Object-Oriented Language Features on Reversible Machines. 66-73
Reversible Circuit Synthesis
- Goutam Paul, Anupam Chattopadhyay, Chander Chandak:
Designing Parity Preserving Reversible Circuits. 77-89 - Alex Parent, Martin Roetteler, Krysta M. Svore:
REVS: A Tool for Space-Optimized Reversible Circuit Synthesis. 90-101 - Zaid Al-Wardi, Robert Wille, Rolf Drechsler:
Towards VHDL-Based Design of Reversible Circuits - Work in Progress Report. 102-108
Reversible Circuit Optimization
- Sai Phaneendra Parlapalli, Chetan Vudadha, M. B. Srinivas:
Optimizing the Reversible Circuits Using Complementary Control Line Transformation. 111-126 - Sai Phaneendra Parlapalli, Chetan Vudadha, M. B. Srinivas:
An ESOP Based Cube Decomposition Technique for Reversible Circuits. 127-140 - Md Asif Nashiry, Mozammel H. A. Khan, Jacqueline E. Rice:
Controlled and Uncontrolled SWAP Gates in Reversible Logic Synthesis. 141-147
Testing and Fault Tolerance
- Ritajit Majumdar, Saikat Basu, Susmita Sur-Kolay:
A Method to Reduce Resources for Quantum Error Correction. 151-161 - Abhoy Kole, Robert Wille, Kamalika Datta, Indranil Sengupta:
Test Pattern Generation Effort Evaluation of Reversible Circuits. 162-175 - Anmol Prakash Surhonne, Anupam Chattopadhyay, Robert Wille:
Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits - Work in Progress Report. 176-182
Quantum Circuits
- Alwin Zulehner, Stefan Gasser, Robert Wille:
Exact Global Reordering for Nearest Neighbor Quantum Circuits Using A ^* ∗. 185-201 - P. Mercy Nesa Rani, Abhoy Kole, Kamalika Datta, Indranil Sengupta:
Improved Decomposition of Multiple-Control Ternary Toffoli Gates Using Muthukrishnan-Stroud Quantum Gates. 202-213 - Philipp Niemann, Alwin Zulehner, Robert Wille, Rolf Drechsler:
Efficient Construction of QMDDs for Irreversible, Reversible, and Quantum Functions. 214-231 - Alwin Zulehner, Robert Wille:
Improving Synthesis of Reversible Circuits: Exploiting Redundancies in Paths and Nodes of QMDDs. 232-247 - Leniency Marbaniang, Abhoy Kole, Kamalika Datta, Indranil Sengupta:
Design of Efficient Quantum Circuits Using Nearest Neighbor Constraint in 2D Architecture. 248-253
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-20 23:45 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
