default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIPSJ Transactions on System LSI Design Methodology, Volume 5
Volume 5, February 2012
- Hiroyuki Tomiyama:
Message from the Editor-in-Chief. 1 - Walid Lafi, Didier Lattard, Ahmed Amine Jerraya:
A Stackable LTE Chip for Cost-effective 3D Systems. 2-13 - Tan Yan, Qiang Ma, Martin D. F. Wong
:
Advances in PCB Routing. 14-22 - Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto:
DVB-T2 LDPC Decoder with Perfect Conflict Resolution. 23-31 - Yohei Nakata, Shunsuke Okumura, Hiroshi Kawaguchi, Masahiko Yoshimoto:
0.5-V 4-MB Variation-Aware Cache Architecture Using 7T/14T SRAM and Its Testing Scheme. 32-43 - Seiya Shibata, Yuki Ando, Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada:
A Fast Performance Estimation Framework for System-Level Design Space Exploration. 44-54 - Taiga Takata, Yusuke Matsunaga:
A Robust Algorithm for Pessimistic Analysis of Logic Masking Effects in Combinational Circuits. 55-62 - Masayoshi Yoshimura, Yusuke Akamine, Yusuke Matsunaga:
An Exact Estimation Algorithm of Error Propagation Probability for Sequential Circuits. 63-70 - Sungho Park, Ahmed Al-Maashri, Kevin M. Irick, Aarti Chandrashekhar, Matthew Cotter, Nandhini Chandramoorthy, Michael DeBole, Vijaykrishnan Narayanan:
System-On-Chip for Biologically Inspired Vision Applications. 71-95 - Hiromine Yoshihara, Masao Yanagisawa, Nozomu Togawa:
A Fast Weighted Adder by Reducing Partial Product for Reconstruction in Super-Resolution. 96-105 - Shin-ya Abe, Masao Yanagisawa, Nozomu Togawa:
Energy-efficient High-level Synthesis for HDR Architectures. 106-117 - Hao Xiao, Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda, Yuko Nakase, Sadahiro Kimura:
Optimized Communication and Synchronization for Embedded Multiprocessors Using ASIP Methodology. 118-132 - Hirotaka Kawashima, Gang Zeng, Hideki Takase, Masato Edahiro, Hiroaki Takada:
Efficient Algorithms for Extracting Pareto-optimal Hardware Configurations in DEPS Framework. 133-142 - Michitarou Yabuuchi, Kazutoshi Kobayashi:
NBTI-Induced Delay Degradation Analysis of FPGA Routing Structures. 143-149
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-09-29 00:13 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
