default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions on Reconfigurable Technology and Systems, Volume 6
Volume 6, Number 1, May 2013
- Tarek Ould-Bachir
, Jean-Pierre David:
Self-Alignment Schemes for the Implementation of Addition-Related Floating-Point Operators. 1:1-1:21 - Yan Zhang, Fan Zhang, Zheming Jin, Jason D. Bakos:
An FPGA-Based Accelerator for Frequent Itemset Mining. 2:1-2:17 - Roel Meeuws, Sayyed Arash Ostadzadeh, Carlo Galuzzi, Vlad Mihai Sima, Razvan Nane, Koen Bertels:
Quipu: A Statistical Model for Predicting Hardware Resources. 3:1-3:25 - Florent de Dinechin, Pedro Echeverría, Marisa López-Vallejo, Bogdan Pasca:
Floating-Point Exponentiation Units for Reconfigurable Computing. 4:1-4:15 - Christopher E. Neely, Gordon J. Brebner, Weijia Shang:
ReShape: Towards a High-Level Approach to Design and Operation of Modular Reconfigurable Systems. 5:1-5:23
Volume 6, Number 2, July 2013
- Diana Goehringer, René Cumplido:
Introduction to the special section on 19th reconfigurable architectures workshop (RAW 2012). 6:1 - Harry Sidiropoulos, Kostas Siozios, Peter Figuli, Dimitrios Soudris, Michael Hübner, Jürgen Becker:
JITPR: A framework for supporting fast application's implementation onto FPGAs. 7:1-7:12 - Jan Heisswolf, Aurang Zaib, Andreas Weichslgartner, Ralf König, Thomas Wild, Jürgen Teich, Andreas Herkersdorf, Jürgen Becker:
Virtual networks - distributed communication resource management. 8:1-8:14 - Thilan Ganegedara, Viktor K. Prasanna:
A comprehensive performance analysis of virtual routers on FPGA. 9:1-9:21 - Joydip Das, Steven J. E. Wilton:
Towards development of an analytical model relating FPGA architecture parameters to routability. 10:1-10:24 - Chun-Hsian Huang, Pao-Ann Hsiung:
Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems. 11:1-11:18
Volume 6, Number 3, October 2013
- Hanyu Liu, Senthilkumar Thoravi Rajavel, Ali Akoglu:
Integration of Net-Length Factor with Timing- and Routability-Driven Clustering Algorithms. 12:1-12:21 - Gayatri Mehta, Carson Crawford, Xiaozhong Luo, Natalie Parde, Krunalkumar Patel, Brandon Rodgers, Anil Kumar Sistla, Anil Yadav, Marc Reisner:
UNTANGLED: A Game Environment for Discovery of Creative Mapping Strategies. 13:1-13:26 - Javier Hormigo, Gabriel Caffarena, Juan P. Oliver, Eduardo I. Boemo:
Self-Reconfigurable Constant Multiplier for FPGA. 14:1-14:17 - Farnaz Gharibian, Lesley Shannon, Peter Jamieson, Kevin Chung:
Analyzing System-Level Information's Correlation to FPGA Placement. 15:1-15:21
Volume 6, Number 4, December 2013
- Franjo Plavec, Zvonko G. Vranesic, Stephen Brown:
Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs. 16:1-16:37 - T. Ananthan, M. V. Vaidyan:
A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator. 17:1-17:21 - Yoon Kah Leow, Ali Akoglu, Susan Lysecky:
An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures. 18:1-18:22 - Yosi Ben-Asher, Ron Meldiner, Nadav Rotem:
Optimizing Wait States in the Synthesis of Memory References with Unpredictable Latencies. 19:1-19:9
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 22:08 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
