Trong Huynh Bao

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Sushil Sakhare

> Home > Persons > Trong Huynh Bao

Publications

2019
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/BaoVSMRPCYSFKM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/BaoVSMRPCYSFKM19
Trong Huynh Bao, Anabela Veloso, Sushil Sakhare, Philippe Matagne, Julien Ryckaert, Manu Perumkunnil, Davide Crotti, Farrukh Yasin, Alessio Spessot, Arnaud Furnémont, Gouri Sankar Kar, Anda Mocuta:
Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications. DAC 2019: 13
2017
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/icicdt/Huynh-BaoSRSVM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icicdt/Huynh-BaoSRSVM17
Trong Huynh Bao, Sushil Sakhare, Julien Ryckaert, Alessio Spessot, Diederik Verkest, Anda Mocuta:
SRAM designs for 5nm node and beyond: Opportunities and challenges. ICICDT 2017: 1-4
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/KomalanSBRKTGKF17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KomalanSBRKTGKF17
Manu Komalan, Sushil Sakhare, Trong Huynh Bao, Siddharth Rao, Woojin Kim, Christian Tenllado, José Ignacio Gómez, Gouri Sankar Kar, Arnaud Furnémont, Francky Catthoor:
Cross-layer design and analysis of a low power, high density STT-MRAM for embedded systems. ISCAS 2017: 1-4
2015
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/icicdt/BaoSRYMVTW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icicdt/BaoSRYMVTW15
Trong Huynh Bao, Sushil Sakhare, Julien Ryckaert, Dmitry Yakimets, Abdelkarim Mercha, Diederik Verkest, Aaron Voon-Yew Thean, Piet Wambacq:
Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM. ICICDT 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.