


default search action
Kazi Asifuzzaman
Person information
Refine list

refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2025
 [c15]Devin Pohl [c15]Devin Pohl , Aaron R. Young, Kazi Asifuzzaman, Narasinga Rao Miniskar, Jeffrey S. Vetter: , Aaron R. Young, Kazi Asifuzzaman, Narasinga Rao Miniskar, Jeffrey S. Vetter:
 Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming. DATE 2025: 1-7
 [c14]Kazi Asifuzzaman [c14]Kazi Asifuzzaman , Aaron R. Young , Aaron R. Young , Prasanna Date , Prasanna Date , Shruti R. Kulkarni , Shruti R. Kulkarni , Narasinga Rao Miniskar , Narasinga Rao Miniskar , Matthew J. Marinella , Matthew J. Marinella , Jeffrey S. Vetter , Jeffrey S. Vetter : :
 ReSpike: A Co-Design Framework for Evaluating SNNs on ReRAM-Based Neuromorphic Processors. Euro-Par (2) 2025: 175-189
 [c13]Kazi Asifuzzaman [c13]Kazi Asifuzzaman , Narasinga Rao Miniskar , Narasinga Rao Miniskar , William F. Godoy , William F. Godoy , Oscar R. Hernandez , Oscar R. Hernandez , Jeffrey S. Vetter , Jeffrey S. Vetter : :
 Performance Impact and Trade-Offs for Tuning Key Architectural Parameters on CPU+GPU Systems. GPGPU@PPoPP 2025: 42-47
 [c12]Shamiul Alam, Kazi Asifuzzaman, Ahmedullah Aziz: [c12]Shamiul Alam, Kazi Asifuzzaman, Ahmedullah Aziz:
 UltraLiM: In-Memory Boolean Logic Architecture Using UltraRAM. ISVLSI 2025: 1-6
 [i3]Devin Pohl, Aaron R. Young, Kazi Asifuzzaman, Narasinga Rao Miniskar, Jeffrey S. Vetter: [i3]Devin Pohl, Aaron R. Young, Kazi Asifuzzaman, Narasinga Rao Miniskar, Jeffrey S. Vetter:
 Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming. CoRR abs/2503.02033 (2025)
 [i2]William F. Godoy, Oscar R. Hernandez, Paul R. C. Kent, Maria Patrou, Kazi Asifuzzaman, Narasinga Rao Miniskar, Pedro Valero-Lara, Jeffrey S. Vetter, Matthew D. Sinclair, Jason Lowe-Power, Bobby R. Bruce: [i2]William F. Godoy, Oscar R. Hernandez, Paul R. C. Kent, Maria Patrou, Kazi Asifuzzaman, Narasinga Rao Miniskar, Pedro Valero-Lara, Jeffrey S. Vetter, Matthew D. Sinclair, Jason Lowe-Power, Bobby R. Bruce:
 Characterizing GPU Energy Usage in Exascale-Ready Portable Science Applications. CoRR abs/2505.05623 (2025)
- 2024
 [j2]Shamiul Alam [j2]Shamiul Alam , Jack Hutchins , Jack Hutchins , Nikhil Shukla , Nikhil Shukla , Kazi Asifuzzaman , Kazi Asifuzzaman , Ahmedullah Aziz , Ahmedullah Aziz : :
 CMOS-Based Single-Cycle in-Memory XOR/XNOR. IEEE Access 12: 49528-49534 (2024)
 [c11]Narasinga Rao Miniskar, Aaron R. Young, Kazi Asifuzzaman, Shruti R. Kulkarni, Prasanna Date, Alice Bean, Jeffrey S. Vetter: [c11]Narasinga Rao Miniskar, Aaron R. Young, Kazi Asifuzzaman, Shruti R. Kulkarni, Prasanna Date, Alice Bean, Jeffrey S. Vetter:
 Neuro-Spark: A Submicrosecond Spiking Neural Networks Architecture for In-Sensor Filtering. ICONS 2024: 63-70
- 2023
 [c10]Shamiul Alam [c10]Shamiul Alam , Kazi Asifuzzaman , Kazi Asifuzzaman , Ahmedullah Aziz , Ahmedullah Aziz : :
 A Novel Scalable Array Design for III-V Compound Semiconductor-based Nonvolatile Memory (UltraRAM) with Separate Read-Write Paths. ISQED 2023: 1-7
 [i1]Shamiul Alam, Jack Hutchins, Nikhil Shukla, Kazi Asifuzzaman, Ahmedullah Aziz: [i1]Shamiul Alam, Jack Hutchins, Nikhil Shukla, Kazi Asifuzzaman, Ahmedullah Aziz:
 CMOS-based Single-Cycle In-Memory XOR/XNOR. CoRR abs/2310.18375 (2023)
- 2022
 [j1]Kazi Asifuzzaman [j1]Kazi Asifuzzaman , Rommel Sánchez Verdejo, Petar Radojkovic: , Rommel Sánchez Verdejo, Petar Radojkovic:
 Performance and Power Estimation of STT-MRAM Main Memory with Reliable System-level Simulation. ACM Trans. Embed. Comput. Syst. 21(1): 6:1-6:25 (2022)
 [c9]Kazi Asifuzzaman [c9]Kazi Asifuzzaman , Mohammad Alaul Haque Monil , Mohammad Alaul Haque Monil , Frank Liu, Jeffrey S. Vetter: , Frank Liu, Jeffrey S. Vetter:
 Evaluating HPC Kernels for Processing in Memory. MEMSYS 2022: 1:1-1:6
- 2021
 [c8]Alvaro Jover-Alvarez [c8]Alvaro Jover-Alvarez , Alejandro J. Calderón , Alejandro J. Calderón , Iván Rodriguez, Leonidas Kosmidis, Kazi Asifuzzaman , Iván Rodriguez, Leonidas Kosmidis, Kazi Asifuzzaman , Patrick Uven , Patrick Uven , Kim Grüttner, Tomaso Poggi , Kim Grüttner, Tomaso Poggi , Irune Agirre: , Irune Agirre:
 The UP2DATE Baseline Research Platforms. DATE 2021: 1340-1343
 [c7]Kazi Asifuzzaman [c7]Kazi Asifuzzaman , Mohamed Abuelala, Mohamed Hassan , Mohamed Abuelala, Mohamed Hassan , Francisco J. Cazorla: , Francisco J. Cazorla:
 Demystifying the Characteristics of High Bandwidth Memory for Real-Time Systems. ICCAD 2021: 1-9
2010 – 2019
- 2019
 [b1]Kazi Asifuzzaman: [b1]Kazi Asifuzzaman:
 Evaluation of STT-MRAM main memory for HPC and real-time systems. Polytechnic University of Catalonia, Spain, 2019
 [c6]Kazi Asifuzzaman [c6]Kazi Asifuzzaman , Mikel Fernández , Mikel Fernández , Petar Radojkovic, Jaume Abella , Petar Radojkovic, Jaume Abella , Francisco J. Cazorla: , Francisco J. Cazorla:
 STT-MRAM for real-time embedded systems: performance and WCET implications. MEMSYS 2019: 195-205
- 2018
 [c5]Milan Radulovic [c5]Milan Radulovic , Kazi Asifuzzaman , Kazi Asifuzzaman , Paul M. Carpenter, Petar Radojkovic, Eduard Ayguadé: , Paul M. Carpenter, Petar Radojkovic, Eduard Ayguadé:
 HPC Benchmarking: Scaling Right and Looking Beyond the Average. Euro-Par 2018: 135-146
 [c4]Rommel Sánchez Verdejo, Kazi Asifuzzaman [c4]Rommel Sánchez Verdejo, Kazi Asifuzzaman , Milan Radulovic , Milan Radulovic , Petar Radojkovic, Eduard Ayguadé, Bruce L. Jacob: , Petar Radojkovic, Eduard Ayguadé, Bruce L. Jacob:
 Main memory latency simulation: the missing link. MEMSYS 2018: 107-116
 [c3]Milan Radulovic [c3]Milan Radulovic , Kazi Asifuzzaman , Kazi Asifuzzaman , Darko Zivanovic, Nikola Rajovic, Guillaume Colin de Verdière, Dirk Pleiter, Manolis Marazakis, Nikolaos D. Kallimanis, Paul M. Carpenter, Petar Radojkovic, Eduard Ayguadé: , Darko Zivanovic, Nikola Rajovic, Guillaume Colin de Verdière, Dirk Pleiter, Manolis Marazakis, Nikolaos D. Kallimanis, Paul M. Carpenter, Petar Radojkovic, Eduard Ayguadé:
 Mainstream vs. Emerging HPC: Metrics, Trade-Offs and Lessons Learned. SBAC-PAD 2018: 250-257
- 2017
 [c2]Kazi Asifuzzaman [c2]Kazi Asifuzzaman , Rommel Sánchez Verdejo, Petar Radojkovic: , Rommel Sánchez Verdejo, Petar Radojkovic:
 Enabling a reliable STT-MRAM main memory simulation. MEMSYS 2017: 283-292
- 2016
 [c1]Kazi Asifuzzaman [c1]Kazi Asifuzzaman , Milan Pavlovic, Milan Radulovic, David Zaragoza, Ohseong Kwon, Kyung-Chang Ryoo, Petar Radojkovic: , Milan Pavlovic, Milan Radulovic, David Zaragoza, Ohseong Kwon, Kyung-Chang Ryoo, Petar Radojkovic:
 Performance Impact of a Slower Main Memory: A case study of STT-MRAM in HPC. MEMSYS 2016: 40-49
Coauthor Index

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from  to the list of external document links (if available).
 to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the  of the Internet Archive (if available).
 of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from  ,
,  , and
, and  to record detail pages.
 to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from  and
 and  to record detail pages.
 to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from  .
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-09-12 23:07 CEST by the dblp team
 all metadata released as open data under CC0 1.0 license
 all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint


 Google
Google Google Scholar
Google Scholar Semantic Scholar
Semantic Scholar Internet Archive Scholar
Internet Archive Scholar CiteSeerX
CiteSeerX ORCID
ORCID







