![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
G. Seetharaman
This is just a disambiguation page, and is not intended to be the bibliography of an actual person. Any publication listed on this page has not been assigned to an actual author yet. If you know the true author of one of the publications listed below, you are welcome to contact us.
Person information
Refine list
![note](https://dblp.dagstuhl.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
- [j10]Poornima Narayanasamy, Seetharaman Gopalakrishnan:
Novel fault tolerance topology using corvus seek algorithm for application specific NoC. Integr. 89: 146-154 (2023) - 2022
- [j9]Kulandaivel Balakrishnan
, Ramasamy Dhanalakshmi
, Gopalakrishnan Seetharaman
:
S-shaped and V-shaped binary African vulture optimization algorithm for feature selection. Expert Syst. J. Knowl. Eng. 39(10) (2022) - 2021
- [j8]Poornima Narayanasamy, Seetharaman Gopalakrishnan, Santhi Muthurathinam:
Custom NoC topology generation using Discrete Antlion Trapping Mechanism. Integr. 76: 76-86 (2021)
2010 – 2019
- 2018
- [j7]Godwin Enemali
, Adewale Adetomi, Gopalakrishnan Seetharaman, Tughrul Arslan:
A Functionality-Based Runtime Relocation System for Circuits on Heterogeneous FPGAs. IEEE Trans. Circuits Syst. II Express Briefs 65-II(5): 612-616 (2018) - [c8]Jayshree, G. Seetharaman:
Design and Analysis of Novel Interconnects with Network-on-Chip LVDS Transmitter for Low Delay. AHS 2018: 204-209 - [c7]Poornima Narayanasamy, Santhi Muthurathinam, Seetharaman Gopalakrishnan, Tughrul Arslan, Sithu D. Sudarsan:
R3ToS based Partially Reconfigurable Data Flow Pipelined Network on chip. AHS 2018: 210-213 - 2017
- [c6]N. Poomima, Gopalakrishnan Seetharaman, Tughrul Arslan, T. N. Prabakar
, Saurav Sarkar, M. Santhi:
Design of reconfigurable and reliable application specific network on chip for R3TOS. AHS 2017: 145-152 - [c5]N. Poornima, Seetharaman Gopalakrishnan, Tughrul Arslan, T. N. Prabakar
, M. Santhi:
Design of R3TOS based reliable low power network on chip. EST 2017: 196-203 - 2014
- [j6]M. Maheswari
, G. Seetharaman:
Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link. J. Electron. Test. 30(4): 387-400 (2014) - [j5]M. Maheswari
, G. Seetharaman:
Design of a novel error correction coding with crosstalk avoidance for reliable on-chip interconnection link. Int. J. Comput. Appl. Technol. 49(1): 80-88 (2014) - 2013
- [j4]M. Maheswari
, G. Seetharaman:
Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links. Microprocess. Microsystems 37(4-5): 420-429 (2013) - [c4]Parvatham Vijay, Seetharaman Gopalakrishnan:
Implementation of One Level 2D DWT Using Multiplier Less Modified Flipping Architecture. Asia International Conference on Modelling and Simulation 2013: 137-142 - [c3]Venkatasubramanian Adhinarayanan, Rengaprabhu Paramasivam, Seetharaman Gopalakrishnan:
ASIC Implementation of One Level 2D-DWT Using Wave-Pipelining. Asia International Conference on Modelling and Simulation 2013: 172-175
2000 – 2009
- 2009
- [j3]G. Seetharaman, B. Venkataramani:
Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits. ACM Trans. Reconfigurable Technol. Syst. 2(2): 11:1-11:19 (2009) - [c2]V. Vireen, N. Venugopalachary, G. Seetharaman, B. Venkataramani:
Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs. VLSI Design 2009: 473-478 - 2008
- [j2]G. Seetharaman, B. Venkataramani, Gopalakrishnan Lakshminarayanan
:
Automation techniques for implementation of hybrid wave-pipelined 2D DWT. J. Real Time Image Process. 3(3): 217-229 (2008) - [j1]Gopalakrishnan Seetharaman, Balasubramanian Venkataramani, Gopalakrishnan Lakshminarayanan
:
VLSI Implementation of Hybrid Wave-Pipelined 2D DWT Using Lifting Scheme. VLSI Design 2008: 512746:1-512746:8 (2008) - 2007
- [c1]Gopalakrishnan Seetharaman, Balasubramanian Venkataramani:
SOC implementation of wave-pipelined circuits. FPT 2007: 9-16
Coauthor Index
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:56 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint