default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVLSI Design, Volume 2008
Volume 2008, 2008
- Alberto Jimenez-Pacheco, Angel Fernandez Herrero, Francisco Javier Casajús-Quirós:
Design and Implementation of a Hardware Module for MIMO Decoding in a 4G Wireless Receiver. 312614:1-312614:8 - Péter Szántó, Gábor Szedö, Béla Fehér:
High-Performance Timing-Driven Rank Filter. 753043:1-753043:6 - Alpana Agarwal, Chandra Shekhar:
Figure-of-Merit-Based Area-Constrained Design of Differential Amplifiers. 847932:1-847932:5 - Ler Chun Lee, Abu Khari bin A'Ain, Albert Victor Kordesch:
Design of CMOS Tunable Image-Rejection Low-Noise Amplifier with Active Inductor. 479173:1-479173:6 - Ioannis Voyiatzis:
A Low-Cost BIST Scheme for Test Vector Embedding in Accumulator-Generated Sequences. 680157:1-680157:8 - Shen Hui Wu, Sridhar Jandhyala, Yashwant K. Malaiya, Anura P. Jayasumana:
Antirandom Testing: A Distance-Based Approach. 165709:1-165709:9 - Samuel Charbouillot, Annie Pérez, Daniele Fronte:
A Programmable Hardware Cellular Automaton: Example of Data Flow Transformation. 160728:1-160728:7 - Barbara Cerato, Guido Masera
, Emanuele Viterbo:
Enabling VLSI Processing Blocks for MIMO-OFDM Communications. 351962:1-351962:10 - José A. Soares Augusto, Carlos Beltrán Almeida:
A Tool for Single-Fault Diagnosis in Linear Analog Circuits with Tolerance Using the T-Vector Approach. 630951:1-630951:8 - Ainhoa Cortés, Igone Vélez, Ibon Zalbide, Andoni Irizar, Juan F. Sevillano:
An FFT Core for DVB-T/DVB-H Receivers. 610420:1-610420:9 - Pedro Echeverría Aramendi, José L. Ayala, Marisa López-Vallejo:
Power Considerations in Banked CAMs: A Leakage Reduction Approach. 674259:1-674259:7 - Yu Shen Lin, Damu Radhakrishnan:
Delay Efficient 32-Bit Carry-Skip Adder. 218565:1-218565:8 - Luís Alexandre Rocha, Lukas Mol, Edmond Cretu, Reinoud F. Wolffenbuttel, José Machado da Silva:
A Pull-in Based Test Mechanism for Device Diagnostic and Process Characterization. 283451:1-283451:7 - Miguel Eduardo Litvin, Samiha Mourad:
Wave Pipelining Using Self Reset Logic. 738983:1-738983:6 - Reeba Korah, J. Raja Paul Perinbam:
Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation. 890410:1-890410:8 - Mohammed El Hassani, Stéphanie Jehan-Besson, Luc Brun, Marinette Revenu, Marc Duranton, David Tschumperlé, Delphine Rivasseau:
A Time-Consistent Video Segmentation Algorithm Designed for Real-Time Implementation. 892370:1-892370:12 - Jean-Baptiste Bégueret, Thierry Taris:
International Conference on Electronics, Circuits, and Systems. 629076:1 - Vincent Kerzerho, Philippe Cauvet, Serge Bernard, Florence Azaïs, Michel Renovell, Mariane Comte, Omar Chakib:
ADC Production Test Technique Using Low-Resolution Arbitrary Waveform Generator. 482159:1-482159:8 - David C. Keezer, Dany Minier, Patrice Ducharme, Doris Viens, Greg Flynn, John McKillop:
MEMS Switches and SiGe Logic for Multi-GHz Loopback Testing. 291686:1-291686:8 - Emmanuel Simeu, Hoang Nam Nguyen, Philippe Cauvet, Salvador Mir, Libor Rufer, Rafik Khereddine:
Using Signal Envelope Detection for Online and Offline RF MEMS Switch Testing. 294014:1-294014:10 - Ahmet Tekin, Mehmet R. Yuce, Wentai Liu:
Integrated VCOs for Medical Implant Transceivers. 912536:1-912536:10 - Vishwanath Natarajan, Rajarajan Senguttuvan, Shreyas Sen, Abhijit Chatterjee:
Built-in Test Enabled Diagnosis and Tuning of RF Transmitter Systems. 418165:1-418165:10 - Yves Joannon, Vincent Beroulle, Chantal Robach, Smail Tedjini, Jean-Louis Carbonéro:
Choice of a High-Level Fault Model for the Optimization of Validation Test Set Reused for Manufacturing Test. 596146:1-596146:9 - Gopalakrishnan Seetharaman, Balasubramanian Venkataramani, Gopalakrishnan Lakshminarayanan:
VLSI Implementation of Hybrid Wave-Pipelined 2D DWT Using Lifting Scheme. 512746:1-512746:8 - Eduardo J. Peralías, Maria Angeles Jalón, Adoración Rueda:
Simple Evaluation of the Nonlinearity Signature of an ADC Using a Spectral Approach. 657207:1-657207:8 - Hans G. Kerkhoff, Xiao Zhang, Frédérick Mailly, Pascal Nouet, Hongyuan Liu, Andrew Richardson:
A Dependable Micro-Electronic Peptide Synthesizer Using Electrode Data. 437879:1-437879:9 - Bozena Kaminska, Marcelo Lubaszewski, José Machado da Silva:
Selected Papers from the International Mixed Signals Testing and GHz/Gbps Test Workshop. 165673:1-165673:2 - Jarrod A. Roy, David A. Papa, Igor L. Markov:
Fine Control of Local Whitespace in Placement. 517919:1-517919:10 - Tzung-Je Lee, Chua-Chin Wang:
A Phase-Locked Loop with 30% Jitter Reduction Using Separate Regulators. 512946:1-512946:8 - Sreehari Rao Patri, K. S. R. Krishna Prasad:
A Robust Low-Voltage On-Chip LDO Voltage Regulator in 180 nm. 259281:1-259281:7 - Perttu Salmela, Harri Sorokin, Jarmo Takala:
A Programmable Max-Log-MAP Turbo Decoder Implementation. 319095:1-319095:17 - Bo Fu, Paul Ampadu:
An Energy-Efficient Multiwire Error Control Scheme for Reliable On-Chip Interconnects Using Hamming Product Codes. 109490:1-109490:14 - Sotoudeh Hamedi-Hagh, Ahmet Bindal:
Design and Characterization of the Next Generation Nanowire Amplifiers. 190315:1-190315:5 - Rehab F. Abdel-Kader:
Particle Swarm Optimization for Constrained Instruction Scheduling. 930610:1-930610:7
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-06-02 01:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
