Yusuf Leblebici

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Massimo Alioto

> Home > Persons > Yusuf Leblebici

Publications

2015
[j52]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/ShoaranTASL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ShoaranTASL15
Mahsa Shoaran, Armin Tajalli, Massimo Alioto, Alexandre Schmid, Yusuf Leblebici:
Analysis and Characterization of Variability in Subthreshold Source-Coupled Logic Circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(2): 458-467 (2015)
[c160]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/ShoaranTAL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ShoaranTAL15
Mahsa Shoaran, Armin Tajalli, Massimo Alioto, Yusuf Leblebici:
Jitter analysis and measurement in subthreshold source-coupled differential ring oscillators. ISCAS 2015: 157-160
2010
[j30]
- view
  authority control:
- export record
  dblp key:
  - journals/mj/AliotoBL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/AliotoBL10
Massimo Alioto, Stéphane Badel, Yusuf Leblebici:
Optimization of the wire grid size for differential routing: Analysis and impact on the power-delay-area tradeoff. Microelectron. J. 41(10): 669-679 (2010)
2009
[j22]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/TajalliAL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/TajalliAL09
Armin Tajalli, Massimo Alioto, Yusuf Leblebici:
Improving Power-Delay Performance of Ultra-Low-Power Subthreshold SCL Circuits. IEEE Trans. Circuits Syst. II Express Briefs 56-II(2): 127-131 (2009)
[c69]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/AliotoBL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/AliotoBL09
Massimo Alioto, Stéphane Badel, Yusuf Leblebici:
Optimization of Wire Grid Size for Differential Routing and Impact on the Power-delay-area Tradeoff. ISCAS 2009: 1285-1288
[c67]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/AliotoL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/AliotoL09
Massimo Alioto, Yusuf Leblebici:
Analysis and Design of Ultra-low Power Subthreshold MCML Gates. ISCAS 2009: 2557-2560
2008
[c56]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/TajalliGLAB08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TajalliGLAB08
Armin Tajalli, Frank K. Gürkaynak, Yusuf Leblebici, Massimo Alioto, Elizabeth J. Brauer:
Improving the power-delay product in SCL circuits using source follower output stage. ISCAS 2008: 145-148
[c54]
- view
  authority control:
- export record
  dblp key:
  - conf/patmos/TajalliABL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/TajalliABL08
Armin Tajalli, Massimo Alioto, Elizabeth J. Brauer, Yusuf Leblebici:
Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits. PATMOS 2008: 21-30

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.