"Blockage-avoiding buffered clock-tree synthesis for clock latency-range ..."

Xin-Wei Shih et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2010.5419850

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-01

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ShihCHC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ShihCHC10
Xin-Wei Shih, Chung-Chun Cheng, Yuan-Kai Ho, Yao-Wen Chang:
Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization. ASP-DAC 2010: 395-400

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.