"Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 ..."

Ekawat Homsirikamol, Marcin Rogawski, Kris Gaj (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-23951-9_32

access: open

type: Conference or Workshop Paper

metadata version: 2018-06-26

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/ches/HomsirikamolRG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ches/HomsirikamolRG11
Ekawat Homsirikamol, Marcin Rogawski, Kris Gaj:
Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs. CHES 2011: 491-506

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.