"A 0.7-V 26.2-28.5 GHz Dual-Loop Double-Sampling PLL with Floating ..."

Jun Chang et al. (2025)

> Home

Details and statistics

DOI: 10.1109/CICC63670.2025.10983379

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ChangLLPLSLZ25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ChangLLPLSLZ25
Jun Chang, Hongzhi Liang, Yixiao Luo, Zeyu Peng, Zhe Li, Yi Shen, Shubin Liu, Zhangming Zhu:
A 0.7-V 26.2-28.5 GHz Dual-Loop Double-Sampling PLL with Floating Capacitor OTA Based Gm-CP Achieving a 45.4-fsRMS Jitter. CICC 2025: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.