"Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS ..."

Peter Hazucha et al. (2003)

Details and statistics

DOI: 10.1109/CICC.2003.1249472

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-28

a service of  Schloss Dagstuhl - Leibniz Center for Informatics