


default search action
"A 17.4fJ/conv.-step, 202µm2, 1.5GS/s and PVT-Tolerant ..."
Chaeeun Lee, Jongho Kim, Jintae Kim (2025)
- Chaeeun Lee, Jongho Kim, Jintae Kim:
A 17.4fJ/conv.-step, 202µm2, 1.5GS/s and PVT-Tolerant 7-Bit Charge-Injection SAR ADC in 28nm CMOS Using a Background-Calibrated 1-Bit Metastability Detector and a gm-Boosted StrongARM Comparator. CICC 2025: 1-3

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.