"Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for ..."

Qilin Zheng et al. (2020)

> Home

Details and statistics

DOI: 10.1109/DAC18072.2020.9218590

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ZhengWFYCHCYL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhengWFYCHCYL20
Qilin Zheng, Zongwei Wang, Zishun Feng, Bonan Yan, Yimao Cai, Ru Huang, Yiran Chen, Chia-Lin Yang, Hai Helen Li:
Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks. DAC 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.