"Multiple-bit parallel-CDMA technique for an on-chip interface featuring ..."

Shinsaku Shimizu, Toshimasa Matsuoka, Kenji Taniguchi (2003)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2003.1257216

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ShimizuMT03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ShimizuMT03
Shinsaku Shimizu, Toshimasa Matsuoka, Kenji Taniguchi:
Multiple-bit parallel-CDMA technique for an on-chip interface featuring high data transmission rate, small latency and high noise tolerance. ESSCIRC 2003: 639-642

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.