default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDESSCIRC 2003: Estoril, Portugal
- José E. Franca, Rudolf Koch:
ESSCIRC 2003 - 29th European Solid-State Circuits Conference, Estoril, Portugal, September 16-18, 2003. IEEE 2003, ISBN 0-7803-7995-0 - Kenneth Martin:
Complex signal processing is not - complex. 3-14 - Dennis M. Monticelli:
Taking a system approach to energy management. 15-19 - Josef Fenk:
RF-trends in mobile communication. 21-27 - Eugenio Cantatore, E. J. Meijer:
Transistor operation and circuit performance in organic electronics. 29-36 - Gerhard Muller, Nicolas Nagel, Cay-Uwe Pinnow, Thomas Roehr:
Emerging non-volatile memory technologies. 37-44 - Takashi Yoshimori:
IP related activities in Toshiba and Japanese SoC industries. 45-48 - Christian Panis, Michael Bramberger, Herbert Grünbacher, Jari Nurmi
:
A scaleable instruction buffer for a configurable DSP core. 49-52 - Ramchan Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun Song, Hoi-Jun Yoo:
A low power 3D rendering engine with two texture units and 29Mb embedded DRAM for 3G multimedia terminals. 53-56 - Joong-Seok Moon, Taek-Jun Kwon, Jeff Sondeen, Jeffrey Draper:
An area-efficient standard-cell floating-point unit design for a processing-in-memory system. 57-60 - Gustavo Liñán Cembrano, Ángel Rodríguez-Vázquez, Rafael Castro-López, Servando Espejo-Meana:
A 1000FPS@128×128 vision processor with 8-bit digitized I/O. 61-64 - Teruyasu Taguchi, Makoto Ogawa, Tadashi Shibata:
An analog image processing LSI employing scanning line-parallel processing. 65-68 - Milutin Stanacevic, Gert Cauwenberghs:
Micropower mixed-signal acoustic localizer. 69-72 - Marc Tiebout:
A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 μm CMOS. 73-76 - Hans-Dieter Wohlmuth, Daniel Kehrer:
A 15 GHz 256/257 dual-modulus prescaler in 120 nm CMOS. 77-80 - Hesham Ahmed, Christopher A. DeVries, Ralph Mason:
A digitally tuned 1.1 GHz subharmonic injection-locked VCO in 0.18μm CMOS. 81-84 - Johan Sommarek, Jouko Vankka, Jaakko Ketola, Ilari Teikari, Kari Halonen:
A digital quadrature modulator with on-chip D/A converter. 85-88 - Kevin O'Sullivan, Chris Gorman, Michael Hennessy, Vincent Callaghan:
A 12b 320 MSample/s current-steering CMOS D/A converter in 0.44mm2. 89-92 - Jurgen Deveugele, Pieter Palmers, Michiel Steyaert:
Single-side-band digital-to-analog converters for Nyquist signal generation. 93-96 - Han-Il Lee, Je-Kwang Cho, Kun-Seok Lee, In-Chul Hwang, Tae-Won Ahn, Kyung-Suc Nah, Byeong-Ha Park:
A Σ-Δ fractional-N frequency synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications. 97-100 - Amr M. Fahim:
A compact, low-power low-jitter digital PLL. 101-104 - Adrian Maxim:
A low voltage, 10-2550MHz, 0.15μ CMOS, process and divider modulus independent PLL using zero-VT MOSFETs. 105-108 - Gerry C. T. Leung, Howard C. Luong:
A 1-V 13-mW 2.5-GHz double-rate phase-locked loop with phase alignment for zero delay. 109-112 - Gerry C. T. Leung, Howard C. Luong:
A 1-V 5.2-GHz 27.5-mW fully-integrated CMOS WLAN synthesizer. 113-116 - Roger Steadman, Armin Kemna, Francisco Morales Serrano, Gereon Vogtmeier, Erol Özkan, Werner Brockherde, Bedrich J. Hosticka:
A CMOS photodiode array with in-pixel data acquisition system. 117-120 - Jose G. Rocha, N. F. Ramos, Reinoud F. Wolffenbuttel, José Higino Correia:
CMOS x-ray image sensor with pixel level A/D conversion. 121-124 - Yusuke Oike, Makoto Ikeda, Kunihiro Asada:
A smart image sensor with high-speed feeble ID-beacon detection for augmented reality system. 125-128 - Kuan-Hsun Huang, Li-Ju Lin, Chung-Yu Wu:
A CMOS focal-plane rotation sensor with retinal processing circuit. 129-132 - Murat Tepegoz, Tayfun Akin:
A readout circuit for QWIP infrared detector arrays using current mirroring integration. 133-136 - Vladimir Aparin, Lawrence E. Larson:
Linearization of monolithic LNAs using low-frequency low-impedance input termination. 137-140 - Adiseno, Håkan Magnusson, Håkan K. Olsson:
A 1.8-V wide-band CMOS LNA for multiband multistandard front-end receiver. 141-144 - Rony E. Amaya, Calvin Plett:
Design of high gain fully-integrated distributed amplifiers in 0.35 μm CMOS. 145-148 - Luiz M. Franca-Neto, Bradley A. Bloechel, Krishnamurthy Soumyanath:
17GHz and 24GHz LNA designs based on extended-S-parameter with microstrip-on-die in 0.18μm logic CMOS technology. 149-152 - Mihai A. T. Sanduleanu, Eduard Stikvoort:
Inductor-less, 10Gb/s limiter with 10mV sensitivity and offset/temperature compensation in baseline CMOS18. 153-156 - Andrea Gerosa, Andrea Maniero, Andrea Neviani:
A fully-integrated two-channel A/D interface for the acquisition of cardiac signals in implantable pacemakers. 157-160 - Jonny Johansson, Harald Neubauer, Hans Hauer:
A 16-bit 60μW multi-bit ΣΔ modulator for portable ECG applications. 161-164 - Lourans Samid, Yiannos Manoli:
A micro power continuous-time ΣΔ modulator. 165-168 - João Risques, Jorge Duarte, Vasco Amaro, Seng-Pan U, Kuok Vai Chiang, Ka Fai Chang, Keng Chong Lai:
A very area/power efficient mixed signal circuit for voice signal processing in 0.18 digital technology. 169-172 - R. Peck, Dietmar Schroeder:
A low-power entropy-coding analog/digital converter with integrated data compression. 173-176 - Hoang Q. Dao, Bart R. Zeydel, Vojin G. Oklobdzija:
Energy minimization method for optimal energy-delay extraction. 177-180 - Naran Sirisantana, Kaushik Roy:
A time borrowing selectively clocked skewed logic for high-performance circuits in scaled technologies. 181-184 - Manish Garg:
High performance pipelining method for static circuits using heterogeneous pipelining elements. 185-188 - Hiroaki Yamaoka, Makoto Ikeda, Kunihiro Asada:
A high-speed logic circuit family with interdigitated array structure for deep sub-micron IC design. 189-192 - Mohamed M. Hafed, Gordon W. Roberts:
An 8-channel, 12-bit, 20 MHz fully differential tester IC for analog and mixed-signal circuits. 193-196 - Bin Wu, Yue-Hong Sutu, Karthik Ramamurthy, Dong Zheng, Eugene Cheung, Toan Tran, Yong Jiang, Manoj Rana:
A serial 10 gigabit Ethernet transceiver on digital 0.13μm CMOS. 197-200 - Francesco Adduci, Marzia Annovazzi, Gianluigi Boarin, A. Colaci, Vittorio Colonna, Gabriele Gandolfi, Michele Sala, Fabrizio Salidu, Fabrizio Stefani, Martin Frey, P. Kirchlechner, Christian Kutschenreiter, Andrea Baschirotto:
A DSP-based digital IF AM/FM car-radio receiver. 201-204 - Anders Berkeman, Viktor Öwall:
Custom silicon implementation of a delayless acoustic echo canceller algorithm. 205-208 - Floriberto A. Lima, J. N. Ramalho, D. Tavares, J. Duarte, C. Albuquerque, T. Marques, A. Geraldes, A. P. Casimiro, Gert Renkema, J. Been, Wouter Groeneveld:
A novel universal battery charger for NiCd, NiMH, Li-ion and Li-polymer. 209-212 - Pui-Lam Siu, Chiu-Sing Choy, Chi Fat Chan, Kong-Pang Pun:
A contactless smartcard designed with asynchronous circuit technique. 213-216 - Edmund Götz, Hans Krobel, Gunter Marzinger, Bernd Memmler, Christian Muenker, Burkhard Neurauter, Dirk Romer, Jorn Rubach, Werner Schelmbauer, Markus Scholz, Martin Simon, Ulrich Steinacker, Claus Stoger:
A quad-band low power single chip direct conversion CMOS transceiver with ΣΔ-modulation loop for GSM. 217-220 - Kostis Vavelidis, Iason Vassiliou, Theodore Georgantas, Akira Yamanaka, Spyros Kavadias, George Kamoulakos, Charalampos Kapnistis, Yiannis Kokolakis, Aris Kyranas, Panagiotis Merakos, Ilias Bouras, Stamatis Bouras, Sofoklis Plevridis, Nikos Haralabidis:
A single-chip, 5.15GHz-5.35GHz, 2.4GHz-2.5GHz, 0.18μm CMOS RF transceiver for 802.11a/b/g wireless LAN. 221-224 - Yeon-Jae Jung, Hoesam Jeong, Eunseok Song, Jungho Lee, Seung-Wook Lee, Donghyeon Seo, Inho Song, Sanghun Jung, Joonbae Park, Deog-Kyoon Jeong, Wonchan Kim:
A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b. 225-228 - Thomas Rühlicke, Markus Zannoth, Bernd-Ulrich Klepser:
A highly integrated, dual-band, multi-mode wireless LAN transceiver. 229-232 - Antonio Di Giandomenico, Susana Patón, Andreas Wiesbauer, Luis Hernández, Thomas Pötscher, Lukas Dörrer:
A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13μm CMOS. 233-236 - Amir Hadji-Abdolhamid, David Andrew Johns:
A 400-MHz 6-bit ADC with a partial analog equalizer for coaxial cable channels. 237-240 - Amir Zjajo, Hendrik van der Ploeg, Maarten Vertregt:
A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-μm CMOS. 241-244 - Lukas Dörrer, Franz Kuttner, Andreas Wiesbauer, Antonio Di Giandomenico, Thomas Hartig:
10-bit, 3 mW continuous-time sigma-delta ADC for UMTS in a 0.12 μm CMOS process. 245-248 - Maurits Ortmanns, Friedel Gerfers, Yiannos Manoli:
A continuous-time sigma-delta modulator with switched capacitor controlled current mode feedback. 249-252 - Yann A. Zinzius, Georges G. E. Gielen, Willy Sansen:
Modelling impact of digital substrate noise on embedded regenerative comparators. 253-256 - Mustafa Badaroglu, Lakshmanan Balasubramanian, Kris Tiri, Vincent Gravot, Piet Wambacq, Geert Van der Plas, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man:
Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate. 257-260 - Atul Katoch, Sanjeev K. Jain, Maurice Meijer:
Aggressor aware repeater circuits for improving on-chip bus performance and robustness. 261-264 - Himanshu Kaul, Dennis Sylvester, David T. Blaauw:
Clock net optimization using active shielding. 265-268 - Theo G. S. M. Rijks, Joost T. M. van Beek, M. J. E. Ulenaers, Jeroen De Coster, Robert Puers, Arnold J. den Dekker, L. van Teeffelen:
Passive integration and RF MEMS: a toolkit for adaptive LC circuits. 269-272 - Enrico Dallago, Alberto Danioni, Giulio Ricotti, Giuseppe Venchi:
Single chip, low supply voltage piezoelectric transformer controller. 273-276 - Ting Huang, Zhigong Wang, En Zhu, Xiaoming Wang, Mingzhen Xiong:
24 Gb/s laser/modulator driver IC using 0.2μm gate length PHEMTs. 277-280 - Harish S. Muthali, Thomas P. Thomas, Ian A. Young:
A CMOS 10Gb/s SONET transceiver. 281-284 - Rui Tao, Manfred Berroth:
10 Gb/s CMOS limiting amplifier for optical links. 285-287 - Chia-Ming Tsai, Li-Ren Huang, Day-Uei Li, Chien-Fu Chang:
10 Gb/s single-ended laser driver in 0.35μm SiGe BiCMOS technology. 289-292 - Maxim Pribytko, Patrick J. Quinn:
A CMOS single-ended OTA with high CMRR. 293-296 - Libin Yao, Michiel Steyaert, Willy Sansen:
A 0.8-V, 8-μW, CMOS OTA with 50-dB gain and 1.2-MHz GBW in 18-pF load. 297-300 - Ryutaro Saito, Kinya Hosoda, Akira Hyogo, Takaya Maruyama, Hiroshi Komuraki, Hisayasu Sato, Keitaro Sekine:
A 1.8-V 73-dB dynamic-range CMOS variable gain amplifier. 301-304 - Tobias Gemmeke, Michael Gansen, Thomas G. Noll, Heinrich J. Stockmanns:
Optimization of device dimensions for high-performance low-power architecture blocks. 305-308 - Koushik K. Das, Rajiv V. Joshi, Ching-Te Chuang, Peter W. Cook, Richard B. Brown:
New digital circuit techniques for total standby leakage reduction in nano-scale SOI technology. 309-312 - Rahul M. Rao, Jeffrey L. Burns, Richard B. Brown:
Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies. 313-316 - Mindaugas Drazdziulis, Per Larsson-Edefors:
A gate leakage reduction strategy for future CMOS circuits. 317-320 - Radu Zlatanovici, Borivoje Nikolic:
Power-performance optimal 64-bit carry-lookahead adders. 321-324 - Jan Nissinen, Pasi Palojärvi, Juha Kostamovaara:
A CMOS receiver for a pulsed time-of-flight laser rangefinder. 325-328 - Diego Barrettino, Wan Ho Song, Markus Graf, Andreas Hierlemann, Henry Baltes:
A micro-hotplate-based monolithic CMOS thermal analysis system. 329-332 - Olaf M. Schrey, O. Elkhalili, Peter Mengel, M. Petermann, Werner Brockherde, Bedrich J. Hosticka:
A 4×64 pixel CMOS image sensor for 3D measurement applications. 333-336 - G. Laurent, Luis Moreno Hagelsieb, Dimitri Lederer, P. E. Lobert, Denis Flandre, José Remacle, Jean-Pierre Raskin:
DNA electrical detection based on inductor resonance frequency in standard CMOS technology. 337-340 - Robert Swoboda, Horst Zimmermann:
A low-noise 1.8Gbps bipolar OEIC. 341-344 - Hugo Veenstra, Edwin van der Heijden:
A 19-23 GHz integrated LC-VCO in a production 70 GHz fT SiGe technology. 349-352 - Laurent Perraud, Jean-Louis Bonnot, Nicolas Sornin, Christophe Pinatel:
Fully integrated 10 GHz CMOS VCO for multi-band WLAN applications. 353-356 - Jean-Olivier Plouchart, Jonghae Kim, Noah Zamdmer, Melanie Sherony, Yue Tan, Meeyoung Yoon, Mohamed Talbi, Asit Ray, Lawrence F. Wagner:
A 31 GHz CML ring VCO with 5.4 ps delay in a 0.12-μm SOI CMOS technology. 357-360 - Wei-Zen Chen, Chien-Liang Kuo, Chia-Chun Liu:
10 GHz quadrature-phase voltage controlled oscillator and prescaler. 361-364 - João Ramos, Xiaohong Peng, Michiel Steyaert, Willy Sansen:
Three stage amplifier frequency compensation. 365-368 - Philippe Coppejans, Michiel Steyaert:
Dynamic biasing: a low power linearisation technique. 369-372 - Jaime Ramírez-Angulo, Antonio J. López-Martín, Ramón González Carvajal, Chad Lackey:
1.5V rail-to-rail programmable-gain CMOS amplifier. 373-376 - Juan M. Carrillo, J. Francisco Duque-Carrillo, Guido Torelli, José L. Ausín:
Input/output rail-to-rail video op-amp with constant behaviour over the entire voltage range. 377-380 - Franz Schlögl, Horst Zimmermann:
Opamp with 106 dB DC gain in 120nm digital CMOS. 381-384 - Daniel Kehrer, Hans-Dieter Wohlmuth:
A 20 Gb/s 82mW one-stage 4:1 multiplexer in 0.13 μm CMOS. 385-388 - Wen-Hu Zhao, Zhi-Gong Wang, En Zhu:
A 3.125-Gb/s CMOS word alignment demultiplexer for serial data communications. 389-392 - Alistair Lee McEwan, Syed Ahmar Shah, Steve Collins:
A direct digital frequency synthesis system for low power communications. 393-396 - Antonio Giuseppe Maria Strollo, Davide De Caro, Ettore Napoli, Nicola Petra:
Direct digital frequency synthesis with dual-slope approach. 397-400 - Atila Alvandpour, Dinesh Somasekhar, Ram Krishnamurthy, Vivek De, Shekhar Borkar, Christer Svensson:
Bitline leakage equalization for sub-100nm caches. 401-404 - Zhaomin Zhu, Koh Johguchi, Hans Jürgen Mattausch, Tetsushi Koide, Tai Hirakawa, Tetsuo Hironaka:
A novel hierarchical multi-port cache. 405-408 - Bernhard Wicht, Thomas Nirschl, Doris Schmitt-Landsiedel:
A yield-optimized latch-type SRAM sense amplifier. 409-412 - Manoj Sinha, Steven Hsu, Atila Alvandpour, Wayne P. Burleson, Ram Krishnamurthy, Shekhar Borkar:
Low voltage sensing techniques and secondary design issues for sub-90nm caches. 413-416 - Thierry Melly, Erwan Le Roux, David Ruffieux, Vincent Peiris:
A 0.6mA, 0.9V 100MHz FM front-end in a 0.18μm CMOS-D technology. 417-420 - Kari Stadius, Arto Malinen, Petri Järviö, Kari Halonen, Petteri Paatsila:
A cable-modem RF tuner. 421-424 - P. Jacobs, Johan Janssens, Tomas Geurts, Jan Crols:
A 0.35μ CMOS fractional-N transmitter for 315/433/868/915 MHz ISM applications. 425-428 - Nicolas Schlumpf, Michel J. Declercq, Catherine Dehollain:
A fast modulator for dynamic supply linear RF power amplifier. 429-432 - Helen Waite, P. Ta, Jennie Chen, H. Li, M. Gao, C. S. Chang, Y. S. Chang, William Redman-White, Olivier Charlon, Y. Fan, R. Perkins, D. Brunel, E. Soudee:
A CDMA2000 zero IF receiver with low-leakage integrated front-end. 433-436 - Concepción Aldea, Santiago Celma, Aránzazu Otín:
A 62 dB dynamic range sixth-order band pass filter with 100-175 MHz tuning range. 437-440 - Robert Rieger, Andreas Demosthenous, John Taylor:
Continuously tunable, very long time constant CMOS integrator for a neural recording implant. 441-444 - Heikki Repo, Timo Rahkonen:
Programmable switched capacitor 4-tap FIR filter. 445-448 - Shinichi Hori, Tadashi Maeda, Hitoshi Yano, Noriaki Matsuno, Keiichi Numata, Nobuhide Yoshida, Yuji Takahashi, Tomoyuki Yamase, Robert Walkington, Hikaru Hikaru:
A widely tunable CMOS Gm-C filter with a negative source degeneration resistor transconductor. 449-452 - Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo:
A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks. 453-456 - Manuel Innocent, Piet Wambacq, Stéphane Donnay, Willy Sansen, Hugo De Man:
A linear high voltage charge pump for MEMs applications in 0.18μm CMOS technology. 457-460 - Kangmin Lee, Se-Joong Lee, Hoi-Jun Yoo:
A 10Gbps/port 8×8 shared bus switch with embedded DRAM hierarchical output buffer. 461-464 - Simone Tisa, A. Lotito, Andrea Carlo Giudice, Franco Zappa:
Monolithic time-to-digital converter with 20ps resolution. 465-468 - Ilkka Nissinen, Antti Mäntyniemi, Juha Kostamovaara:
A CMOS time-to-digital converter based on a ring oscillator for a laser radar. 469-472 - Martin Anderson, Jonas Elbornsson, Jan-Erik Eklund, Joakim Alvbrant, Henrik Fredriksson:
Verification of a blind mismatch error equalization method for randomly interleaved ADCs using a 2.5V/12b/30MSs PSAADC. 473-476 - Hitoshi Tani, Yoshihisa Fujimoto, Masahiko Maruyama, Hiroyuki Akada, Hiroaki Ogawa, Masayuki Miyamoto:
A low power sample-and-hold amplifier. 477-480 - Albert Jan Huitsing, Theo Smedes, H.-U. Schröder:
A simple design methodology for increased ESD robustness of CMOS core cells. 481-484 - Emmanuel M. Drakakis:
A 1mW 40-190MHz BJT logarithmic biquad. 485-488 - Gregoìre Le Grand de Mercey:
A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs. 489-492 - Faycal Touati, Michel Pons:
On-chip integration of dipole antenna and VCO using standard BiCMOS technology for 10 GHz applications. 493-496 - David Ruffieux, Erwan Le Roux, Thierry Melly, Vincent Peiris:
A low voltage, low power VCO for the 88-108MHz FM broadcasting band. 497-500 - Sander L. J. Gierkink, Robert C. Frye, Vito Boccuzzi:
Differentially "bathtub"-tuned CMOS VCO using inductively coupled varactors. 501-504 - Ping Wing Lai, Laszlo Dobos, Stephen Long:
A 2.4GHz SiGe low phase-noise VCO using on chip tapped inductor. 505-508 - Miguel E. Figueroa, Seth Bridges, David Hsu, Chris Diorio:
A 19.2GOPS, 20mW adaptive FIR filter. 509-512 - Yongchul Song, Beomsup Kim:
A 330-MHz 15-b quadrature digital synthesizer/mixer in 0.25-μm CMOS. 513-516 - James R. Hellums, Richard K. Hester, Marco Corsi, Tobin Hagan, Robert L. Halbach:
An ADSL integrated active hybrid circuit. 517-520 - Floriberto A. Lima, A. Geraldes, T. Marques, J. N. Ramalho, P. Casimiro:
Embedded CMOS distributed voltage regulator for large core loads. 521-524 - Kun-Seok Lee, Byeong-Ha Park, Han-il Lee, Min Jong Yoh:
Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems. 525-528 - Tim Piessens, Michiel Steyaert:
Oscillator pulling and synchronisation issues in self-oscillating class D power amplifiers. 529-532 - Marco Berkhout:
Integrated overcurrent protection for class D power stages. 533-536 - Bernd Deutschmann, Timm Ostermann:
CMOS output drivers with reduced ground bounce and electromagnetic emission. 537-540 - Khayrollah Hadidi, Hiroyuki Oshima, Masahiro Sasaki, Takashi Matsumoto:
A highly linear fully differential low power CMOS line driver. 541-544 - Jorge Varona, Anas A. Hamoui, Kenneth W. Martin:
A low-voltage fully-monolithic ΔΣ-based class-D audio amplifier. 545-548 - Rui Tao, Manfred Berroth:
A 10Gb/s fully differential CMOS transimpedance preamplifier. 549-552 - Chris D. Holdenried, Michael W. Lynch, James W. Haslett:
Modified CMOS Cherry-Hooper amplifiers with source follower feedback in 0.35μm technology. 553-556 - Adrian Maxim:
A 10Gb/s SiGe compact laser diode driver using push-pull emitter followers and miller compensated output switch. 557-560 - Winfried Bakalski, Werner Simbürger, Ronald Thüringer, Andriy Vasylyev, Arpad L. Scholtz:
A fully integrated 5.3 GHz, 2.4V, 0.3 W SiGe-bipolar power amplifier with 50Ω output. 561-564 - Esa Tiiliharju, Kari Halonen:
A 0.75-3.6GHz SiGe direct-conversion quadrature-modulator. 565-568 - Domine Leenaerts, Rudolf Velghe:
Bond pad and ESD protection structure for 0.25μm/0.18μm RF-CMOS. 569-572 - Yijun Zhou, Jiren Yuan:
A highly integrated CMOS direct digital RF quadrature modulator. 573-576 - Marc Tiebout, Thomas Liebermann:
A 1V fully integrated CMOS transformer based mixer with 5.5dB gain, 14.5dB SSB noise figure and 0dBm input IP3. 577-580 - Matthias Radecker, Alois Knoll, Robert Kocaman, Viktor Buguszewicz, Ralf Rudolf:
A wide range temperature stable integrated current reference. 583-586 - Ondrej Subrt:
A versatile structure of S31-GGA-casc switched-current memory cell with complex suppression of memorizing errors. 587-590 - Giuseppe S. Garcea, Nick van der Meijs, Ralph H. J. M. Otten:
Analytic model for area and power constrained optimal repeater insertion. 591-594 - B. Lasbouygues, Joel Schindler, Sylvain Engels, Philippe Maurine, Nadine Azémard, Daniel Auvergne:
Continuous representation of the performance of a CMOS library. 595-598 - Ettore Amirante, Jürgen Fischer, Markus Lang, Agnese Bargagli-Stoffi, Jörg Berthold, Christoph Heer, Doris Schmitt-Landsiedel:
An ultra low-power adiabatic adder embedded in a standard 0.13μm CMOS environment. 599-602 - Naoto Miyamoto, Leo Karnan, Kazuyuki Maruo, Koji Kotani, Tadahiro Ohmi:
A small-area high performance 512-point 2-dimensional FFT single-chip processor. 603-606 - Arda Deniz Yalcinkaya, Søren Jensen, Ole Hansen:
Low voltage, high-Q SOI MEMS varactors for RF applications. 607-610 - Miikka Ylimaula, Markku Åberg, Jyrki Kiihamaki, Hannu Ronkainen:
Monolithic SOI-MEMS capacitive pressure sensor with standard bulk CMOS readout circuit. 611-614 - D. Navarro, Guy Cathébras, F. Gensolen:
A block matching approach for movement estimation in a CMOS retina: principle and results. 615-618 - Eunseok Song, In-Chan Choi, Young-Kil Park, Soo-Ik Chae:
A cycle-accurate joulemeter for CMOS VLSI circuits. 619-622 - Enrico Dallago, Fabio Quaglia, Giuseppe Venchi:
The sense amplifier common mode effect on a switching current-mode power staged based on sigma-delta modulation. 623-626 - Teresa Serrano-Gotarredona, Bernabé Linares-Barranco:
CMOS transistor mismatch model valid from weak to strong inversion. 627-630 - Gerasimos Maniatis, Konstantinos Efstathiou, George Papadopoulos:
Implementation of a bandwidth-efficient M-FSK demodulator for powerline communications. 631- - Suhwan Kim, Stephen V. Kosonocky, Daniel R. Knebel, Kevin Stawiasz, David F. Heidel, Michael Immediato:
Minimizing inductive noise in system-on-a-chip with multiple power gating structures. 635-638 - Shinsaku Shimizu, Toshimasa Matsuoka, Kenji Taniguchi:
Multiple-bit parallel-CDMA technique for an on-chip interface featuring high data transmission rate, small latency and high noise tolerance. 639-642 - Roberto Rossi, Guido Torelli, Valentino Liberali:
Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs. 643-646 - Hsiang-Hui Chang, Shang-Ping Chen, Shen-Iuan Liu:
A shifted-averaging VCO with precise multiphase outputs and low jitter operation. 647-650 - John W. M. Rogers, Mark S. Cavin, Fa Foster Dai, David G. Rahn:
A ΔΣ fractional-N frequency synthesizer with a multi-band PMOS VCOs for 2.4 and 5GHz WLAN applications. 651-654 - Stefan Andersson, Christer Svenson, Oskar Drugge:
Wideband LNA for a multistandard wireless receiver in 0.18 μm CMOS. 655-658 - Thierry Taris, Jean-Baptiste Bégueret, Hervé Lapuyade, Yann Deval:
A 0.9V body effect feedback 2 GHz low noise amplifier. 659-662 - Peng-Un Su, June-Ming Hsu:
A dual-band enhanced harmonic rejection filter for modulators in GSM and DCS transmitters. 663-666 - Chen-Kuo Chu, Hou-Kuei Huang, Chih-Cheng Wang, Yeong-Her Wang, Chuang-Chin Hsu, Wang Wu, Chang-Luen Wu, Chian-Sern Chang:
A 3.3 V self-biased 2.4-2.5GHz high linearity PHEMT MMIC power amplifier. 667-670 - Laurent Vancaillie, Fernando Silveira, Bernabé Linares-Barranco, Teresa Serrano-Gotarredona, Denis Flandre:
MOSFET mismatch in weak/moderate inversion: model needs and implications for analog design. 671-674 - Vincent Knopik, Didier Belot:
0.18μm thin oxide CMOS transceiver front-end with integrated Tx/Rx commutator for low cost Bluetooth solutions. 675-678 - Markus Grozing, Bernd Phillip, Manfred Berroth:
CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range. 679-682 - Afshin Rezayee, Kenneth Martin:
A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture. 683-686 - Vincent Sin-Luen Cheung, Howard C. Luong:
A 1V 10-mW monolithic Bluetooth receiver in a 0.35μm CMOS process. 687-690 - Choong-Yul Cha, Sang-Gug Lee:
A complementary Colpitts oscillator based on 0.35 μm CMOS technology. 691-694 - Andrea Giovanni Bonfanti, Salvatore Levantino, Stefano Pellerano, Carlo Samori, Andrea L. Lacaita, Felice Torrisi:
A voltage-controlled oscillator for IEEE 802.11a and HiperLAN2 application. 695-698 - Hye-Ryoung Kim, Seung-Min Oh, Sungdo Kim, Young Sik Youn, Sang-Gug Lee:
Low power quadrature VCO with the back-gate coupling. 699-701 - Ulrich Schaper, Carsten Linnenbank:
Comparison of distance mismatch and pair matching of CMOS devices. 703-705 - Quino Sandifort, Lucien J. Breems, Eise Carel Dijkmans, Han Schuurmans:
IF-to-digital converter for FM/AM/IBOC radio. 707-710 - Hiroyuki Okada, Yasuyuki Hashimoto, Kohji Sakata, Toshiro Tsukada, Koichiro Ishibashi:
Offset calibrating comparator array for 1.2-V, 6bit, 4-Gsample/s flash ADCs using 0.13μm generic CMOS technology. 711-714 - Mohammad Taherzadeh-Sani, Reza Lotfi, Omid Shoaei:
An analytical approach to the estimation of dynamic non-linearity parameters in pipeline A/D converters. 715-718 - Daisuke Miyazaki, Masanori Furuta, Shoji Kawahito:
A 75mW 10bit 120MSample/s parallel pipeline ADC. 719-722 - Chien-Ching Lin, Chia-Cho Wu, Chen-Yi Lee:
A low power and high speed Viterbi decoder chip for WLAN applications. 723-726
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-05 22:22 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
