"A Sub-50fs-Jitter Sub-Sampling PLL with a Harmonic-Enhanced ..."

Yan Zhang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC53450.2021.9567834

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ZhangLCLWPYC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ZhangLCLWPYC21
Yan Zhang, Chia-Jen Liang, Christopher Chen, Andrew Liu, Jason Woo, Sudhakar Pamarti, Chih-Kong Ken Yang, Mau-Chung Frank Chang:
A Sub-50fs-Jitter Sub-Sampling PLL with a Harmonic-Enhanced 30-GHz-Fundemental Class-C VCO in 0.18µm SiGe BiCMOS. ESSCIRC 2021: 435-438

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.