"An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks ..."

Liqiang Lu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/FCCM.2019.00013

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fccm/LuXHZL019
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/LuXHZL019
Liqiang Lu, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Lin, Yun Liang:
An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs. FCCM 2019: 17-25

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.