"Making area-performance tradeoffs at the high level using the AccelFPGA ..."

Prithviraj Banerjee et al. (2003)

> Home

Details and statistics

DOI: 10.1145/611817.611854

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/BanerjeeSUHNKBPTA03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/BanerjeeSUHNKBPTA03
Prithviraj Banerjee, Vikram Saxena, Juan Ramon Uribe, Malay Haldar, Anshuman Nayak, Victor Kim, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi, Robert Anderson:
Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs. FPGA 2003: 237

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.