"A Hardware Implementation of a Unit for Geometric Algebra Operations With ..."

Gerardo Soria García et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2684746.2689132

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/GarciaCORB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/GarciaCORB15
Gerardo Soria García, Adrian Pedroza de-la-Crúz, Susana Ortega-Cisneros, Juan José Raygoza-Panduro, Eduardo Bayro-Corrochano:
A Hardware Implementation of a Unit for Geometric Algebra Operations With Parallel Memory Arrays (Abstract Only). FPGA 2015: 272

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.