"Efficient Memory Partitioning for Parallel Data Access via Data Reuse."

Jincheng Su et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2847263.2847264

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/SuYZZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/SuYZZ16
Jincheng Su, Fan Yang, Xuan Zeng, Dian Zhou:
Efficient Memory Partitioning for Parallel Data Access via Data Reuse. FPGA 2016: 138-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.